Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.

Slides:



Advertisements
Similar presentations
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Advertisements

Hoofdstuk 6 Het voorspellen van prestaties Prof. dr. ir. Dirk Stroobandt Academiejaar
REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011.
BSPlace: A BLE Swapping technique for placement Minsik Hong George Hwang Hemayamini Kurra Minjun Seo 1.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department
Congestion Driven Placement for VLSI Standard Cell Design Shawki Areibi and Zhen Yang School of Engineering, University of Guelph, Ontario, Canada December.
Topology Generation Suat Mercan. 2 Outline Motivation Topology Characterization Levels of Topology Modeling Techniques Types of Topology Generators.
Toward Better Wireload Models in the Presence of Obstacles* Chung-Kuan Cheng, Andrew B. Kahng, Bao Liu and Dirk Stroobandt† UC San Diego CSE Dept. †Ghent.
Clustering short time series gene expression data Jason Ernst, Gerard J. Nau and Ziv Bar-Joseph BIOINFORMATICS, vol
Intrinsic Shortest Path Length: A New, Accurate A Priori Wirelength Estimator Andrew B. KahngSherief Reda VLSI CAD Laboratory.
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Problem 1 Defining Netlist Snarl Factor. Some Background A B C D F G EH A B C D F G EH Congested area PlacementRouting A B C D F G E H Netlist == Graph.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
International Symposium of Physical Design Sonoma County, CA April 2001ER UCLA UCLA 1 Congestion Estimation During Top-Down Placement Xiaojian Yang Ryan.
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
Managing Interconnect Resources Embedded SLIP Tutorial Phillip Christie.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
Interconnect Implications of Growth-Based Structural Models for VLSI Circuits* Chung-Kuan Cheng, Andrew B. Kahng and Bao Liu UC San Diego CSE Dept.
SLIP 2000April 8, Efficient Representation of Interconnection Length Distributions Using Generating Polynomials D. Stroobandt (Ghent University)
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
Cost-Based Tradeoff Analysis of Standard Cell Designs Peng Li Pranab K. Nag Wojciech Maly Electrical and Computer Engineering Carnegie Mellon University.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
Clustering Unsupervised learning Generating “classes”
Evaluating Performance for Data Mining Techniques
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 FLUTE: Fast Lookup Table Based RSMT Algorithm.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
Domain decomposition in parallel computing Ashok Srinivasan Florida State University COT 5410 – Spring 2004.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
MASSOUD PEDRAM UNIVERSITY OF SOUTHERN CALIFORNIA Interconnect Length Estimation in VLSI Designs: A Retrospective.
Power Reduction for FPGA using Multiple Vdd/Vth
Global Routing.
CAD for Physical Design of VLSI Circuits
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
Improved Cut Sequences for Partitioning Based Placement Mehmet Can YILDIZ and Patrick H. Madden State University of New York at BinghamtonComputer Science.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,
Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.
Modern VLSI Design 3e: Chapter 10 Copyright  1998, 2002 Prentice Hall PTR Topics n CAD systems. n Simulation. n Placement and routing. n Layout analysis.
Randomized Algorithms for Bayesian Hierarchical Clustering
International Workshop on System-Level Interconnection Prediction, Sonoma County, CA March 2001ER UCLA UCLA 1 Wirelength Estimation based on Rent Exponents.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
"Fast estimation of the partitioning Rent characteristic" Fast estimation of the partitioning Rent characteristic using a recursive partitioning model.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.
SEMI-SYNTHETIC CIRCUIT GENERATION FOR TESTING INCREMENTAL PLACE AND ROUTE TOOLS David GrantGuy Lemieux University of British Columbia Vancouver, BC.
Congestion-Driven Re-Clustering for Low-cost FPGAs MASc Examination Darius Chiu Supervisor: Dr. Guy Lemieux University of British Columbia Department of.
Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.
A Snap-On Placement Tool Israel Waldman. Introduction.
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
VLSI Physical Design Automation
Revisiting and Bounding the Benefit From 3D Integration
Defect Tolerance for Nanocomputer Architecture
Interconnect Architecture
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer Systems Presentation at Northwestern University May 11th, 2000

Talk at NWU, Dirk Stroobandt 2 Why do we need a priori interconnect prediction? Basic models Rent’s rule with extensions and applications A priori wirelength prediction New evolutions: 3D and anisotropic systems System-level predictions Applications Conclusions Outline

May 11th, 2000Talk at NWU, Dirk Stroobandt 3 Why do we need a priori interconnect prediction? Basic models Rent’s rule with extensions and applications A priori wirelength prediction New evolutions: 3D and anisotropic systems System-level predictions Applications Conclusions Outline

May 11th, 2000Talk at NWU, Dirk Stroobandt 4 Importance of wires increases (they do not scale as components). For future designs, very little is known. Roadmapping uses a priori estimation techniques. To improve CAD tools for design layout generation. CAD tools have to take into account: timing constraints, area constraints, performance, power dissipation… All these constraints: wires should be as short as possible. Estimation at early stage aids the CAD tools in finding a better solution through fewer design cycle iterations. Why do we need a priori interconnect prediction?

May 11th, 2000Talk at NWU, Dirk Stroobandt 5 Why do we need a priori interconnect prediction? To evaluate new computer architectures To adhere to the increasing performance demands, new computer architectures are needed. Each of them must be evaluated thoroughly. A priori estimates immediately provide a ground for drawing preliminary conclusions. Different architectures can be compared to each other. Applications for evaluating three-dimensional (opto- electronic) architectures, FPGA’s, MCM’s,...

May 11th, 2000Talk at NWU, Dirk Stroobandt 6 Components of the physical design step layout Layout generation circuitarchitecture

May 11th, 2000Talk at NWU, Dirk Stroobandt 7 Net External net Internal net Logic block Multi-terminal nets have a net degree > 2 Circuit model Terminal / pin

May 11th, 2000Talk at NWU, Dirk Stroobandt 8 8 nets cut 4 nets cut Model for partitioning Optimal partitioning: minimal number of nets cut

May 11th, 2000Talk at NWU, Dirk Stroobandt 9 Model for partitioning Module New net New terminal

May 11th, 2000Talk at NWU, Dirk Stroobandt 10 The three basic models Circuit model Placement and routing model Model for the architecture Pad Channel Manhattan grid using Manhattan metric Cell

May 11th, 2000Talk at NWU, Dirk Stroobandt 11 The three basic models Optimal routing = routing through shortest path requires channels with sufficiently high density for multi-terminal nets: Steiner trees This defines the net length for known endpoints Placement and routing model Optimal placement = placement with minimal total wire length over all possible placements.

May 11th, 2000Talk at NWU, Dirk Stroobandt 12 Why do we need a priori interconnect prediction? Basic models Rent’s rule with extensions and applications A priori wirelength prediction New evolutions: 3D and anisotropic systems System-level predictions Applications Conclusions Outline

May 11th, 2000Talk at NWU, Dirk Stroobandt 13 T = t B p T B Rent’s rule average Rent’s rule (simple) 0  p  1 (complex) Normal values: 0.5  p  0.75 Measure for the complexity of the interconnection topology p = Rent exponent Rent’s rule was first described by [Landman and Russo, 1971] For average number of terminals and blocks per module: t = average # term./block

May 11th, 2000Talk at NWU, Dirk Stroobandt 14 If  B cells are added, what is the increase  T? In the absence of any other information we guess Overestimate: many of  T terminals connect to T terminals and so do not contribute to the total. We introduce a factor p (p <1) which indicates how self connected the netlist is Or, if  B &  T are small compared to B and T Statistically homogenous system T B Rent’s rule

May 11th, 2000Talk at NWU, Dirk Stroobandt 15 Rent’s rule average Rent’s rule Rent’s rule is experimentally validated for a lot of real circuits and for different partitioning methodologies. T = t B p Distinguish between: p* : intrinsic Rent exponent p : Rent exponent for a given placement p’ : Rent exponent for a given partitioning Deviation for high B and T: Rent’s region II (cfr. later).

May 11th, 2000Talk at NWU, Dirk Stroobandt 16 Rent’s rule Rent’s rule is a result of the self-similarity within circuits Assumption: interconnection complexity is equal at all levels.

May 11th, 2000Talk at NWU, Dirk Stroobandt 17 Extension: the local Rent exponent Variations in Rent’s rule: global variations (e.g., lower complexity after Technology mapping of the circuit, duplication); local variations. Two kinds of local variations in Rent’s rule: hierarchical locality: some hierarchical levels are more complex than others; spatial locality: some circuit parts are more complex than others. Both are deviations from Rent’s rule that can be modelled well.

May 11th, 2000Talk at NWU, Dirk Stroobandt 18 Hierarchical locality: Rent’s region II Causes of region II: - pin limitation problem; - parallel to serial (complexity is moved from space to time, number of pins is lowered); - coding (input and output stream compact). average Rent’s rule

May 11th, 2000Talk at NWU, Dirk Stroobandt 19 Hierarchical locality: region III For some circuits: also deviation at low end. Mismatch between the available (library) and the desired (design) complexity of interconnect topology. Only for circuits with logic blocks that have many inputs. T

May 11th, 2000Talk at NWU, Dirk Stroobandt 20 Hierarchical locality: modelling Use incremental Rent exponent (proportional to the slope of Rent’s curve in a single point).

May 11th, 2000Talk at NWU, Dirk Stroobandt 21 Spatial locality in Rent’s rule Inhomogeneous circuits: different parts have different interconnection complexity. For separate parts: Only one Rent exponent (heterogeneous) might not be realistic. Clustering: simple parts will be absorbed by complex parts.

May 11th, 2000Talk at NWU, Dirk Stroobandt 22 Local Rent exponent Higher partitioning levels: Rent exponents will merge. Spreading of the values with steep slope (decreasing) for complex part and gentle slope (increasing) for simple part. Local Rent exponent tangent slope of the line that combines all partitions containing the local block(s). T B

May 11th, 2000Talk at NWU, Dirk Stroobandt 23 Heterogeneous Rent’s rule Suggested by (Zarkesh-Ha, Davis, Loh, and Meindl,’98) Weighted arithmetic average of the logarithm of T: Heterogeneous Rent’s rule (for 2 parts):

May 11th, 2000Talk at NWU, Dirk Stroobandt 24 Use of Rent’s rule in CAD Rent’s rule is very powerful as a measure of interconnection complexity Can aid in the partitioning process Benchmark generators are based on Rent’s rule Is basis for a priori estimates in CAD

May 11th, 2000Talk at NWU, Dirk Stroobandt 25 Rent’s rule in partitioning Actual goal: minimize the number of pins per module. We should use a pin count criterion. External multi-terminal nets lead to only one new pin instead of two when cut. Preferring external nets to be cut will better keep clusters together.

May 11th, 2000Talk at NWU, Dirk Stroobandt 26 Rent’s rule in partitioning Solution: use a new ratio value (in ratiocut partitioning) based on terminal count: Better partitions are obtained because the total number of pins for each module is taken into account by the cost function.

May 11th, 2000Talk at NWU, Dirk Stroobandt 27 Rent’s rule in partitioning Better (ratio cut) heuristic by using terminal count prediction (Stroobandt, ISCAS‘99). Clustering property of the ratio cut: use Rent’s rule instead of uniformly distributed random graph. New ratio: Instead of old ratio:

May 11th, 2000Talk at NWU, Dirk Stroobandt 28 Rent’s rule in partitioning Important (especially in pin-limited designs): terminal balancing (Stroobandt, Swiss CAD/CAM‘99). Minimizing the terminal count alone is not enough. Additional cost function for terminal balancing: Terminal

May 11th, 2000Talk at NWU, Dirk Stroobandt 29 Rent’s rule in benchmark generation Generating benchmarks in a hierarchical way Rent’s rule is used for estimating the number of connections Other parameters have to be controlled as well: –Classical parameters: *total number of gates *total number of nets *total number of pins –Gate terminal distribution –Net degree distribution Other issues: gate functionality, redundancy, timing constraints,...

May 11th, 2000Talk at NWU, Dirk Stroobandt 30 Why do we need a priori interconnect prediction? Basic models Rent’s rule with extensions and applications A priori wirelength prediction New evolutions: 3D and anisotropic systems System-level predictions Applications Conclusions Outline

May 11th, 2000Talk at NWU, Dirk Stroobandt Partition the circuit into 4 modules of equal size such that Rent’s rule applies (minimal number of pins). 2. Partition the Manhattan grid in 4 subgrids of equal size in a symmetrical way. Donath’s hierarchical placement model

May 11th, 2000Talk at NWU, Dirk Stroobandt Each subcircuit (module) is mapped to a subgrid. 4. Repeat recursively until all logic blocks are assigned to exactly one grid cell in the Manhattan grid. Donath’s hierarchical placement model mapping

May 11th, 2000Talk at NWU, Dirk Stroobandt 33 Donath’s length estimation model At each level: Rent’s rule gives number of connections number of terminals per module directly from Rent’s rule (partitioning based Rent exponent p’); every net not cut before (internal net): 2 new terminals; every net previously cut (external net): 1 new terminal; assumption: ratio f = (#internal nets)/(#nets cut) is constant over all levels k (Stroobandt and Kurdahi, GLSVLSI’98); number of nets cut at level k (N k ) equals where  =1/(1+f);  depends on the total number of nets in the circuit and is bounded by 0.5 and 1.

May 11th, 2000Talk at NWU, Dirk Stroobandt 34 Donath’s length estimation model Length of the connections at level k ? Donath assumes: all connection source and destination cells are uniformly distributed over the grid. Adjacent ( A -) combination Diagonal ( D -) combination

May 11th, 2000Talk at NWU, Dirk Stroobandt 35 Number of connections at level k: Average length A -combination: Average length D -combination: Average length level k: Total average length: with and 2 K = G = total number of gates Average interconnection length

May 11th, 2000Talk at NWU, Dirk Stroobandt 36 Results Donath Scaling of the average length L as a function of the number of logic blocks G : L G p = 0.7 p = 0.5 p = 0.3 Similar to measurements on placed designs.

May 11th, 2000Talk at NWU, Dirk Stroobandt 37 Results Donath Theoretical average wire length too high by a factor L G experiment theory 0

May 11th, 2000Talk at NWU, Dirk Stroobandt 38 Enumeration: site density function (only architecture dependent). Occupying probability favours short interconnections (for an optimal placement) (darker) Keep wire length scaling by hierarchical placement. Improve on uniform probability for all connections at one level (not a good model for an optimal placement). Including optimal placement model

May 11th, 2000Talk at NWU, Dirk Stroobandt 39 Including optimal placement model Wirelength distributions contain two parts: site density function and probability distribution all possibilities requires enumeration (use generating polynomials) probability of occurrence shorter wires more probable

May 11th, 2000Talk at NWU, Dirk Stroobandt 40 Wire length distribution From this we can deduct that For short lengths: Local distributions at each level have similar shapes (self-similarity)  peak values scale. Integral of local distributions equals number of connections. Global distribution follows peaks.

May 11th, 2000Talk at NWU, Dirk Stroobandt 41 Occupying probability: results 8 Occupying prob L G Donath experiment Use probability on each hierarchical level (local distributions).

May 11th, 2000Talk at NWU, Dirk Stroobandt 42 Occupying probability: results Effect of the occupying probability: boosting the local wire length distributions (per level) for short wire lengths Occupying prob. 100 Wire length percent of wires ,1 0, per level total global trend Donath 1 Wire length per level total global trend 10000

May 11th, 2000Talk at NWU, Dirk Stroobandt 43 Effect of the occupying probability on the total distribution: more short wires = less long wires  average wire length is shorter Occupying probability: results Wire length percent wires Occupying prob. Donath

May 11th, 2000Talk at NWU, Dirk Stroobandt 44 Occupying probability: results Wire length Percent wires Occupying prob. Donath global trend -23% -8% +10% +6%

May 11th, 2000Talk at NWU, Dirk Stroobandt 45 Occupying probability: results 0, Wire length Number of wires Occupying prob. Donath measurement 10

May 11th, 2000Talk at NWU, Dirk Stroobandt 46 Davis’ probability function Introduced by Davis, De, and Meindl (IEEE T El. Dev., ‘98). Number of interconnections at distance l is calculated for every gate separately, using Rent’s rule. Three regions: gate under investigation (A), target gates (C), and gates in between (B). Number of connections between A and C is calculated. This approach alleviates the discrete effects at the boundaries of the hierarchical levels while maintaining the scaling behaviour.

May 11th, 2000Talk at NWU, Dirk Stroobandt 47 Davis’ probability function B B BB BB B ABB BB B C C C C C C C C C C C C C BA C BA C BA C BA C BA =+-- TACTAC TABTAB T BC TBTB T ABC = +-- Assumption: net cannot connect A,B, and C

May 11th, 2000Talk at NWU, Dirk Stroobandt 48 Davis’ probability function B B BB BB B ABB BB B C C C C C C C C C C C C For cells placed in infinite 2D plane

May 11th, 2000Talk at NWU, Dirk Stroobandt 49 Planar wirelength model A L L Finite system, B tot =L 2, no edges, approximate form for q(l) 28

May 11th, 2000Talk at NWU, Dirk Stroobandt 50 Planar wirelength model B (Davis) L L Finite system, B tot =L 2, includes edge effects, use q(l) 29

May 11th, 2000Talk at NWU, Dirk Stroobandt 51 Planar wirelength model comparison Model A Model B B tot = 1024 p = 0.66 Model A: L av = 4.53 Model B: L av =

May 11th, 2000Talk at NWU, Dirk Stroobandt 52 Relationship between models from Davis (planar model B) and Stroobandt (hierarchical model C) D c (l,h) D b (l) same q’(l) essentially identical!

May 11th, 2000Talk at NWU, Dirk Stroobandt 53 Hierarchical wirelength model comparison Model D Model C C tot = 1024 p = 0.66 Model C (Stroobandt): L av = 2.05 Model D (Donath): L av = 5.14 Model C: q(l) and hierarchy Model D: only hierarchy (q(l)=1)

May 11th, 2000Talk at NWU, Dirk Stroobandt 54 Planar and hierarchical model comparison Model D Model C Model A Model B Models B (planar) and C (hierarchical ) are equivalent if the Rent exponent used for the probability function (depends on placement) and the one used for the number of nets per hierarchical level (based on partitioning) are the same

May 11th, 2000Talk at NWU, Dirk Stroobandt 55 Why do we need a priori interconnect prediction? Basic models Rent’s rule with extensions and applications A priori wirelength prediction New evolutions: 3D and anisotropic systems System-level predictions Applications Conclusions Outline

May 11th, 2000Talk at NWU, Dirk Stroobandt 56 Extension to three-dimensional grids

May 11th, 2000Talk at NWU, Dirk Stroobandt 57 Three-dimensional grids: basic results Average length converges (for G  ) up to r = 2/3  1/2 Average wire length is lower than for 2D (no long wires)

May 11th, 2000Talk at NWU, Dirk Stroobandt 58 Anisotropic systems

May 11th, 2000Talk at NWU, Dirk Stroobandt 59 Anisotropic systems Basic method: Donath’s method in 3D Not all dimensions are equal (e.g., optical links in 3rd D) possibly larger latency of the optical link (compared to intra- chip connection); influence of the spacing of the optical links across the area (detours may have to be made); limitation of number of optical layers Introducing an optical cost

May 11th, 2000Talk at NWU, Dirk Stroobandt 60 Anisotropic systems If limited number of layers: use third dimension for topmost hierarchical levels (fewest interconnections). For lower levels: 2D method. 2D and 1D partitioning are sometimes used to get closer to the (optimal in isotropic grids) cubic form. Depending on the optical cost, it is advantageous either to strive for getting to the electrical plains as soon as possible (high optical cost, use at high levels only) or to partition the electrical planes first (low optical cost).

May 11th, 2000Talk at NWU, Dirk Stroobandt 61 External nets Importance of good wire length estimates for external nets during the placement process: For highly pin-limited designs: placement will be in a ring-shaped fashion (along the border of the chip).

May 11th, 2000Talk at NWU, Dirk Stroobandt 62 Wire lengths at system level At system level: many long wires (peak in distribution). How to model these? Davis and Meindl ‘98: estimation based on Rent’s rule with the floorplanning blocks as logic blocks. IMPORTANT!

May 11th, 2000Talk at NWU, Dirk Stroobandt 63 Improving CAD tools for design layout Digital design is complex Computer-aided design (CAD) More efficient layout generation requires good wire length estimates. Layer assignment in routing effects of vias, blockages congestion,... A priori estimates are rough but can already provide us with a lot of information.

May 11th, 2000Talk at NWU, Dirk Stroobandt 64 Evaluating new computer architectures Estimation for evaluating and comparing different architectures Circuit characterization We need parameters to classify circuits in classes and to optimize them. Benchmark generation based on Rent’s rule.

May 11th, 2000Talk at NWU, Dirk Stroobandt 65 Conclusion Wire length estimates are becoming more and more important. A priori estimates can provide a lot of information at virtually no cost. Methods are based on Rent’s rule. Important for future research: how can we build a priori estimates into CAD layout tools? More information at