Ubiquitous Component Remoting Support on Overlay Network Adaptation support with Ontology-based annotation Roaming support of wireless component communication.

Slides:



Advertisements
Similar presentations
Supercharging PlanetLab A High Performance,Multi-Alpplication,Overlay Network Platform Reviewed by YoungSoo Lee CSL.
Advertisements

A First Example: The Bump in the Wire A First Example: The Bump in the Wire 9/ INF5061: Multimedia data communication using network processors.
A First Example: The Bump in the Wire A First Example: The Bump in the Wire 8/ INF5062: Programming Asymmetric Multi-Core Processors.
CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.
KeyStone Training Multicore Navigator Overview. Overview Agenda What is Navigator? – Definition – Architecture – Queue Manager Sub-System (QMSS) – Packet.
Router Architecture : Building high-performance routers Ian Pratt
Page: 1 Director 1.0 TECHNION Department of Computer Science The Computer Communication Lab (236340) Summer 2002 Submitted by: David Schwartz Idan Zak.
1 Design and Implementation of A Content-aware Switch using A Network Processor Li Zhao, Yan Luo, Laxmi Bhuyan University of California, Riverside Ravi.
Load Sharing for Cluster-Based Network Service Jiani Guo and Laxmi Bhuyan Architecture Lab Department of Computer Science and Engineering University of.
IXP1200 Microengines Apparao Kodavanti Srinivasa Guntupalli.
IXP2400 Protocol Offloading Yan Luo Chris Baron
Previous and Ongoing Research. Component Remoting Technology Map.
Performance Analysis of the IXP1200 Network Processor Rajesh Krishna Balan and Urs Hengartner.
1 Network Packet Generator Characterization presentation Supervisor: Mony Orbach Presenting: Eugeney Ryzhyk, Igor Brevdo.
Brief Overview of.NET Remoting.NET Remoting is a Java RMI-like remote method invocation mechanism Infrastructure of.NET Remoting is highly customizable.
Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 Intel IXP1200 Network Processor q Lab 12, Introduction to the Intel IXA q Jonathan Gunner, Sruti.
©UCR CS 260 Lecture 1: Introduction to Network Processors Instructor: L.N. Bhuyan
Shyamal Pandya Implementation of Network Processor Packet Filtering and Parameterization for Higher Performance Network Processors 1 Implementation of.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
ECE 526 – Network Processing Systems Design IXP XScale and Microengines Chapter 18 & 19: D. E. Comer.
Network Processors and Web Servers CS 213 LECTURE 17 From: IBM Technical Report.
Gigabit Routing on a Software-exposed Tiled-Microprocessor
Q and A for Ch. 17 CS 332, Spring Fiber Modems Q: Why use fiber modem extensions? Is it to save money on not having to use as much fiber (otherwise.
Paper Review Building a Robust Software-based Router Using Network Processors.
TELE 3011Lecture 2: Network Hardware Overview Last Lecture –Introduction This Lecture –Network hardware –Reference: Ethernet: The Definitive Guide, Charles.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Michael Wilson Block Design Review: ONL Header Format.
SpliceNP: A TCP Splicer using a Network Processor Li Zhao +, Yan Luo*, Laxmi Bhuyan University of California Riverside Ravi Iyer Intel Corporation + Now.
CSE 58x: Networking Practicum Instructor: Wu-chang Feng TA: Francis Chang.
Patrick Crowley and Jon Turner and John DeHart, Mart Haitjema Fred Kuhns, Jyoti Parwatikar, Ritun Patney, Charlie Wiseman, Mike Wilson, Ken Wong, Dave.
Framework For Supporting Multi-Service Edge Packet Processing On Network Processors Arun Raghunath, Aaron Kunze, Erik J. Johnson Intel Research and Development.
Copyright © George Coulouris, Jean Dollimore, Tim Kindberg This material is made available for private study and for direct.
Offloading Multimedia Proxies using Network Processors A presentation by Øyvind Hvamstad 19. Nov
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNA 3 v3.0 Module 4 Switching Concepts.
IXP Lab 2012: Part 1 Network Processor Brief. NCKU CSIE CIAL Lab2 Outline Network Processor Intel IXP2400 Processing Element Register Memory Interface.
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
Block Design Review: Queue Manager and Scheduler Amy M. Freestone Sailesh Kumar.
Processes CSCI 4534 Chapter 4. Introduction Early computer systems allowed one program to be executed at a time –The program had complete control of the.
PaxComm Co. Ltd. 라우터 / 스위치 Chipset ㈜ 팍스콤. PaxComm Co. Ltd. 백 영식 2 목차 1. Layer 2, Layer 3 switching 2. Switching Chip architectures 3. Galileo-I architecture.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 April 11, 2006 Session 23.
Supporting Multimedia Communication over a Gigabit Ethernet Network VARUN PIUS RODRIGUES.
Switching Concepts Introduction to Ethernet/802.3 LANs
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Hardened IDS using IXP Didier Contis, Dr. Wenke Lee, Dr. David Schimmel Chris Clark, Jun Li, Chengai Lu, Weidong Shi, Ashley Thomas, Yi Zhang  Current.
1 Ch 11 Extending LANs Fiber modems, Repeaters, Bridges, and Switches.
 Program Abstractions  Concepts  ACE Structure.
Mart Haitjema Block Design Review: ONL NP Router Multiplexer (MUX)
Pertemuan 7 Introduction to LAN Switching and Switch Operation
Interrupts and Interrupt Handling David Ferry, Chris Gill CSE 522S - Advanced Operating Systems Washington University in St. Louis St. Louis, MO
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
P4: Programming Protocol-Independent Packet Processors
Supercharged PlanetLab Platform, Control Overview
Design of a Diversified Router: Project Management
A Proposed Architecture for the GENI Backbone Platform
An NP-Based Router for the Open Network Lab Overview by JST
Supercharged PlanetLab Platform, Control Overview
IXP Based Router for ONL: Architecture
Running A First Example: The Web Bumper
Apparao Kodavanti Srinivasa Guntupalli
Design Review.
Networks Networking has become ubiquitous (cf. WWW)
IXP Based Router for ONL: Architecture
Network Processors for a 1 MHz Trigger-DAQ System
Project proposal: Questions to answer
Instructor: L.N. Bhuyan CS 213 Computer Architecture Lecture 7: Introduction to Network Processors Instructor: L.N. Bhuyan.
Techniques and problems for
Design of a Diversified Router: Project Management
Interrupts and Interrupt Handling
Author: Xianghui Hu, Xinan Tang, Bei Hua Lecturer: Bo Xu
ECE 671 – Lecture 8 Network Adapters.
Presentation transcript:

Ubiquitous Component Remoting Support on Overlay Network Adaptation support with Ontology-based annotation Roaming support of wireless component communication Switching support of component communication using network processors Streaming support of component communication for multimedia applications Transcoding support (On-going)

Component Remoting Technology Map

Switching support of component communication using network processors Switching mechanism supports Remote Object Invocation,.Net Remoting and Java RMI. The switching mechanism is implemented on IXP1200. Porting the switching mechanism to IXP2400. Future work: Parsing header, transcoding

Hardware comparison IXP1200IXP2400 PlatformRadisys ENP-2505Radisys ENP-2611 CoreStrongARM_232MhzXscale_600Mhz MicroEngine/thread6/48/8 RAM size Scratchpad-4KB SRAM-8MB DRAM-128MB Scratchpad-16KB SRAM-8MB DRAM-256MB I/O4 10/100 EtherNet Ports3 Gigabit optical ports New featureScratch Ring, Next Neighbor register porting

Two mode of NNR: Date can be read by next ME (ex. ME0:0 write data into a NNR, ME0:1 can read data from its NNR. ) Use as extra GPR NNR are useful when two pipeline stages are communicating. Next Neighbor Register ME Cluster 0 ME 0:0 ME 0:1 ME 0:2 ME 0:3 ME Cluster 1 ME 1:0 ME 1:1 ME 1:2 ME 1:3

Behavior of Packet Receiving 1.Divide packet into mpackets 2.Store Mpackets into DRAM 3.Gather metadata from Mpacket 64Byte DRAM SOP EOP Metadata of packet ScratchPad RAM Metadata format dl_buf_handle //The current buffer containing SOP dl_eop_buf_handle // for large packets, the buffer containing EOP. input port // port from which the packet is rxed …

… Ring Descriptors head tail base Size=128 Scratchpad RAM … Ring data Size = 128 Scratch Ring SRAM

Blueprint Ingress: one thread to receive packets from one 100 Mbps Ethernet port Egress: a scheduler thread loads the packets from the packet queues of each port in round-robin fashion L2 Bridge: relays and filters frames L3 Forwarder: forwards packets based on a forwarding table Stack ACE: allows I/O to and from the TCP/IP stacks and ACEs Load Balancer: distributing requests to servers according to servers ’ load StrongARM Ingress ACE Stack ACE L2 Bridge Load Balancer L3 Forwarder Egress ACE Linux TCP/IP Stack ME 0 Ingress Microcode ME 5 Egress Microcode ME 1 L2LBL3 ME 2 L2LBL3 ME 3 L2LBL3 ME 4 L2LBL3 Resource Manager

New Blueprint for IXP2400(Microengine) ME 0:0 Packet Rx Microcode ME 0:1 De-capsulateForwardLoad-balancer ME 0:2 De-capsulateForwardLoad-balancer ME 0:3 De-capsulateForwardLoad-balancer ME 1:0 Packet QM Microcode ME 1:1 Packet Scheduler Microcode ME 1:2 Packet Tx Microcode ME 1:3 Packet Tx Microcode Communication with Core components Use Neighbor Register

Progress What is done Microcode New blueprint of switching mechanism on IXP2400 Todo Core component Performance measure