Interconnection Networks: Deadlock and Livelock Feb. 26 th, 2007 Prof. Chung-Kuan Cheng Transcribed by: Mohammad Al-Fares.

Slides:



Advertisements
Similar presentations
Interconnection Networks: Flow Control and Microarchitecture.
Advertisements

Dynamic Topology Optimization for Supercomputer Interconnection Networks Layer-1 (L1) switch –Dumb switch, Electronic “patch panel” –Establishes hard links.
Liveness and Performance Issues
Flattened Butterfly Topology for On-Chip Networks John Kim, James Balfour, and William J. Dally Presented by Jun Pang.
Interconnection Networks: Topology and Routing Natalie EnrightJerger.
A DAPTIVE R OUTING David Ouellet-Poulin CEG 4136 – Computer Architecture III November 16 th, 2010.
Operating Systems Principles Process Management and Coordination Lecture 6: Deadlocks 主講人:虞台文.
High Performance Router Architectures for Network- based Computing By Dr. Timothy Mark Pinkston University of South California Computer Engineering Division.
1 Lecture 12: Interconnection Networks Topics: dimension/arity, routing, deadlock, flow control.
1 Lecture 15: PCM, Networks Today: PCM wrap-up, projects discussion, on-chip networks background.
Interconnection Networks Lecture 3: Topologies Jan. 17 th, 2007 Prof. Chung-Kuan Cheng Transcribed by: Mohammad Al-Fares.
CSE 291-a Interconnection Networks Lecture 12: Deadlock Avoidance (Cont’d) Router February 28, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter.
1 Lecture 16: On-Chip Networks Today: on-chip networks background.
Interconnection Networks Lecture 8: February 12, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter 2007 Transcribed by Wanping Zhang.
CS 258 Parallel Computer Architecture Lecture 5 Routing February 6, 2008 Prof John D. Kubiatowicz
1 Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control Final exam reminders:  Plan well – attempt every question.
Interconnection Networks  Lecture 5 : January 29 th 2007 Prof. Chung-Kuan Cheng University of California San Diego Transcribed by: Jason Thurkettle.
CSE 291-a Interconnection Networks Lecture 15: Router (cont’d) March 5, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter 2007 Transcribed by Ling.
CSE 291-a Interconnection Networks Lecture 10: Flow Control February 21, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter 2007 Transcribed by.
Interconnection Networks
Issues in System-Level Direct Networks Jason D. Bakos.
1 Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control.
1 Lecture 26: Interconnection Networks Topics: flow control, router microarchitecture.
2015/7/2Deadlock-free Packet Switching1 Introduction to Distributed Algorithm Part One: Protocols Chapter 5- Deadlock-free Packet Switching Teacher: Chun-Yuan.
7/2/2015cse deadlock © Perkins, DW Johnson and University of Washington1 Deadlock CSE 410, Spring 2008 Computer Systems
1 Lecture 25: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) Review session,
1 Static Interconnection Networks CEG 4131 Computer Architecture III Miodrag Bolic.
Distributed process management: Distributed deadlock
John Kubiatowicz Electrical Engineering and Computer Sciences
© Sudhakar Yalamanchili, Georgia Institute of Technology (except as indicated) Routing Algorithms.
Switching, routing, and flow control in interconnection networks.
1 The Turn Model for Adaptive Routing. 2 Summary Introduction to Direct Networks. Deadlocks in Wormhole Routing. System Model. Partially Adaptive Routing.
High-Performance Networks for Dataflow Architectures Pravin Bhat Andrew Putnam.
Winter 2006 ENGR 9861 – High Performance Computer Architecture March 2006 Interconnection Networks.
CSE Advanced Computer Architecture Week-11 April 1, 2004 engr.smu.edu/~rewini/8383.
The Alpha Network Architecture By Shubhendu S. Mukherjee, Peter Bannon Steven Lang, Aaron Spink, and David Webb Compaq Computer Corporation Presented.
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
Minimal Fault Diameter for Highly Resilient Product Networks Khaled Day, Abdel-Elah Al-Ayyoub IEEE Trans. On Parallel and Distributed Systems 2000 vol.
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
Computer Architecture Distributed Memory MIMD Architectures Ola Flygt Växjö University
Shubhendu S. Mukherjee, Peter Bannon, Steven Lang, Aaron Spink, and David Webb Alpha Development Group, Compaq HOT Interconnects 9 (2001) Presented by.
Deadlock CEG 4131 Computer Architecture III Miodrag Bolic.
Multiprocessor Interconnection Networks Todd C. Mowry CS 740 November 3, 2000 Topics Network design issues Network Topology.
ECE669 L21: Routing April 15, 2004 ECE 669 Parallel Computer Architecture Lecture 21 Routing.
NC2 (No.4) 1 Undeliverable packets & solutions Deadlock: packets are unable to progress –Prevention, avoidance, recovery Livelock: packets cannot reach.
1 Lecture 15: Interconnection Routing Topics: deadlock, flow control.
The Alpha Network Architecture Mukherjee, Bannon, Lang, Spink, and Webb Summary Slides by Fred Bower ECE 259, Spring 2004.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture.
© Sudhakar Yalamanchili, Georgia Institute of Technology (except as indicated) Deadlock.
A formal proof of a necessary and sufficient condition for deadlock-free adaptive networks Interactive Theorem Proving Freek Verbeek & Julien.
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220.
1 Lecture 24: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix F)
1 Lecture 14: Interconnection Networks Topics: dimension vs. arity, deadlock.
Effective bandwidth with link pipelining Pipeline the flight and transmission of packets over the links Overlap the sending overhead with the transport.
© Sudhakar Yalamanchili, Georgia Institute of Technology (except as indicated) Deadlock: Part II - Recovery.
1 Lecture 22: Interconnection Networks Topics: Routing, deadlock, flow control, virtual channels.
ICS Deadlocks 6.1 Deadlocks with Reusable and Consumable Resources 6.2 Approaches to the Deadlock Problem 6.3 A System Model –Resource Graphs –State.
Deadlock-free Packet Switching
Deadlock.
Interconnection Networks: Flow Control
Routing mechanism and algorithm
Lecture 14: Interconnection Networks
Interconnection Networks: Routing
On-time Network On-chip
Deadlocks Definition A set of processes is in a Deadlock state when every process in the set is waiting for an event that can only be caused by another.
CEG 4131 Computer Architecture III Miodrag Bolic
Embedded Computer Architecture 5SAI0 Interconnection Networks
Lecture: Interconnection Networks
Lecture 25: Interconnection Networks
EE382C Lecture 9 Deadlock 4/26/11 EE 382C - S11- Lecture 9.
Presentation transcript:

Interconnection Networks: Deadlock and Livelock Feb. 26 th, 2007 Prof. Chung-Kuan Cheng Transcribed by: Mohammad Al-Fares

Definitions Deadlock: A group of agents (packets) are unable to make progress because they’re waiting on one another to release resources (buffers, channels, etc.) Livelock: Packets continue to move through the network, but without making progress towards their destination

Deadlock Cycle of deadlock: 1. Construct edges hold(a, b): Agent a holds resource b 2. Construct edges waitfor(a, b): Agent a waits for resource b 3. Reverse waitfor edges 4. Find Cycles of the graph: The cycles cause deadlock

Example

Example: 1D Torus

Example: 1D Mesh

Example: 2D Mesh

Deadlock Avoidance 1. Restricted Physical Route 1. Dimension Order (K-ary n-mesh) i.e. x → y → z +x packet waitfor +x, -y, +y, -z, +z -x packet waitfor -x, -y, +y, -z, +z +y packet waitfor +y, -z, +z -y packet waitfor -y, -z, +z +z packet waitfor +z -z packet waitfor -z

Deadlock Avoidance 1. Restricted Physical Route 1. Dimension Order (K-ary n-mesh)

Deadlock Avoidance 2. Turn Model Routing

Deadlock Avoidance Eliminate +y -x turns: 1) Eliminate -y -x turns: west-first route 2) Eliminate +y +x turns: north-last route 3) Eliminate +x -y turns: negative-first route 4) Eliminate -y -x turns: possible cycle, not allowed

Deadlock Avoidance For restricted physical routes, we can enforce the rule by numbering the channels, and we go only from a channel to a channel with a higher number Reduces path diversity → (performance, fault- tolerance)