LAB 3 Finite State Machines On Xilinx Mike Lowey.

Slides:

Advertisements

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Advertisements

DE2-115 Control Panel - Part I

Lab7: Introduction to Arduino

An Introduction to the Interface

Slides created by: Professor Ian G. Harris PIC Development Environment MPLAB IDE integrates all of the tools that we will use 1.Project Manager -Groups.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

How to use the VHDL and schematic design entry tools.

Checkpoint 3 To Do Hints General Debugging. To Do: Before Lab Plan layout of chips Wire sync separator, A/D, op amp and RC network Enter and simulate.

CS150 Project Checkpoint 1. Controller Interface Dreamkatz Controller Interface 1. The N64 Controller 2. Physical interface 3. Communication protocol.

Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.

Using PDG with e2studio: Example

ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.

Check 2 - PWM Announcements Overview LED Board PWM What’s due: Prelab Lab.

Dr. Hoganson CSIS HC11 Demo Program This is our first lab using the 68HC11 microcontroller. We will “talk” to the microcontroller from a PC, run.

LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.

Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –

Silicon Labs ToolStick Development Platform

CSE430/830 Course Project Tutorial Instructor: Dr. Hong Jiang TA: Dongyuan Zhan Project Duration: 01/26/11 – 04/29/11.

CHAPTER 1 XNA Game Studio 4.0. Your First Project A computer game is not just a program—it is also lots of other bits and pieces that make playing the.

Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,

Packet Tracer 4.1: Novice Session

Guest Lecture by Ben Magstadt CprE 281: Digital Logic.

Getting Started Installing GreenHills and Net+OS Setting up the Development Board Building the Sample Application.

Objectives How Microcontroller works

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

LAB 1 MATLAB, dSPACE and Simulink

Advanced Digital Circuits ECET 146 Week 7 Professor Iskandar Hack ET 221B,

Basic Pspice Instructions Stuart Tewksbury

Intro to C++. Getting Started with Microsoft Visual Studios Open Microsoft Visual Studios 2010 Click on file Click on New Project Choose Visual C++ on.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221G, Me as I typed this slides.

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

Renesas Technology America Inc. 1 SKP8CMINI Tutorial 2 Creating A New Project Using HEW.

Margaret Frost. Electricians use a circuit map to show the circuits they make. The map shows where the parts of the circuit go. To see the symbols they.

Debugging an Application Lab. Build/Debug Process A start Load Closest Sample “debug” into MULTI editor Cut and Paste Changes into Sample Build Modified.

1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.

Bowling Alley Communications Mark Patterson EKU Dept. of Technology, CEN.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Service Bulletin – Software downloading Guide Bulletin No. 06 Date Olive Mobile VG500 Model/s VG500 Revised Information Previous bulletin No.

Programmable Logic Training Course HDL Editor

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Installing SAS 1. Requirements If you do not have an old copy of SAS installed on your computer, go directly to Slide 6. Make sure you have uninstalled.

LAB 0 : OVERVIEW. Max+Plus II Fill in particulars License will be provided within 12 hrs.

ENG2410 Digital Design LAB #7 LAB #7 Sequential Logic Design “Sequence Recognizer” Using both Schematic Capture and VHDL.

Experiment 4 Kirchhoff’s Laws. Changes from circuit in lab manual. 1. The DC voltage supply to use is +5V, not +9V as is shown in the lab manual. 2. A.

Teaching Digital Logic courses with Altera Technology

1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.

ECE 3450 M. A. Jupina, VU, 2016 Capacitance Sensor Project Goal: Creation of a digital capacitance sensor circuit where a variation in capacitance changes.

CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.

STEP-1 START PROTEUS Click on START button and you will get “ Proteus 7 professional “  Install Lab Center Proteus in the PC.  After Successful installation.

1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.

Making a 24hr Timer.

DE2-115 Control Panel - Part I

Lab 1: Using NIOS II processor for code execution on FPGA

Using Xilinx ChipScope Pro Tools

M1.5 Foundation Tools Xilinx XC9500/XL CPLD

A tutorial guide to start with ISE

COMP541 Sequential Logic – 2: Finite State Machines

EECE 5117C/6017C Lab 2 Traffic Light Controller using FSM

OrCAD Capture Version 9.1 Parts Libraries.

Lab 3 Finite State Machine On Xilinx

Getting Started with Vivado

Founded in Silicon Valley in 1984

CS334: Logisim program lab6

Topic 4: Connecting and Starting Single Phase Motors

Presentation transcript:

LAB 3 Finite State Machines On Xilinx Mike Lowey

OVERVIEW Schematics capture and simulation (lab 2) Add IO interface components Map netlists to implementation Download circuits to Xilinx board Debugging

Things to do before lab Have a working version of lab 2 Make sure that the necessary signals are in BUS form. Finish the prelab questions for lab 3

Copy Lab 2 Open Lab 2 Go to FILE->COPY PROJECT and resave Lab 2 as Lab 3 Open the new Lab3 project Now you can build on it.

Xilinx IO Interface components IPAD OPAD BUFG OBUF IBUF Debounce circuit ensures ENTER and RESET go high for exactly one clock cycle

Debounce Circuit After pressing a mechanical switch once, without debouncing the arcing between the two contacts might “make or break” the connection several times before it settles into the desired position. This can result in erratic behavior in the circuit.

The Debounce Circuit

The interface has been done for you You DO NOT need to do you own interface for lab 3 You DO need to add the library under u:\cs150 to your projects The name of the library is “Library” A macro called IO contains all of he interface components you need for the lab.

TA library suggestion PROBLEM: When you try to access the library there are access problems This happens when too many people try to access the file at once You should COPY the library to your own directory BEFORE you add it.

Implementation Open the project window and click on implementation If implementation is successful, the PROGRAMMING block turns black.

Implementaion Tip If you want to reimplement, it is a good idea to clear the implementaion data from the last implementation. This is done in PROJECT->CLEAR IMPLEMENTATION DATA on the Project Manager screen.

Downloading Circuit Power up the board Attach the Xchecker cable Be careful of the orientation of the cable and the delicate pins Click on the programming box in the Project Manager (below implementation) When the window pops up, choose Hardware Debugger

Communication Problems Make sure that the board has power Make sure that the Xchecker is hooked up correctly Make sure that the cable is configured correctly. It should be Xchecker on Com1.

Test Circuit The NUMLED on the right displays the state of the FSM NUMLED displays the state in hex State only has 3 bits, but hex needs 4 bits. State3 (MSB) is wired to ground.

More Test Circuit Make sure that sw4-7 is closed. Start the clock in the Hardware Debugger Watch the internal signals in the Hardware Debugger