Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles,

Slides:



Advertisements
Similar presentations
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Advertisements

Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Iterative Optimization and Simplification of Hierarchical Clusterings Doug Fisher Department of Computer Science, Vanderbilt University Journal of Artificial.
1 Physical Hierarchy Generation with Routing Congestion Control Chin-Chih Chang *, Jason Cong *, Zhigang (David) Pan +, and Xin Yuan * * UCLA Computer.
Placer Suboptimality Evaluation Using Zero-Change Transformations Andrew B. Kahng Sherief Reda VLSI CAD lab UCSD ECE and CSE Departments.
Toward Better Wireload Models in the Presence of Obstacles* Chung-Kuan Cheng, Andrew B. Kahng, Bao Liu and Dirk Stroobandt† UC San Diego CSE Dept. †Ghent.
TPL-aware displacement-driven detailed placement refinement with coloring constraints Tao Lin and Chris Chu Iowa State University 1.
A System for Automatic Recording and Prediction of Design Quality Metrics Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA.
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. Sait Habib Youssef Junaid A. KhanAimane El-Maleh Department of Computer.
Evaluation of Placement Techniques for DNA Probe Array Layout Andrew B. Kahng 1 Ion I. Mandoiu 2 Sherief Reda 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department,
Design Cost Modeling and Data Collection Infrastructure Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Departments (*) Cadence Design Systems, Inc.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,
Power-Aware Placement
METRICS: A System Architecture for Design Process Optimization Andrew B. Kahng and Stefanus Mantik* UCSD CSE Dept., La Jolla, CA *UCLA CS Dept., Los Angeles,
METRICS: A System Architecture for Design Process Optimization Stephen Fenstermaker*, David George*, Andrew B. Kahng, Stefanus Mantik and Bart Thielges*
Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI Y. Kevin Cao *, Puneet Gupta +, Andrew Kahng +, Dennis Sylvester.
On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,
Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Constructing Current-Based Gate Models Based on Existing Timing Library Andrew Kahng, Bao Liu, Xu Xu UC San Diego
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. SaitHabib Youssef Junaid A. KhanAimane El-Maleh Department of Computer Engineering.
Security-Driven Heuristics and A Fast Genetic Algorithm for Trusted Grid Job Scheduling Shanshan Song, Ricky Kwok, and Kai Hwang University of Southern.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Chung-Kuan Cheng†, Andrew B. Kahng†‡,
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
1 A Tale of Two Nets: Studies in Wirelength Progression in Physical Design Andrew B. Kahng Sherief Reda CSE Department University of CA, San Diego.
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
University of Toronto Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati (Univ. of Illinois) Farid N. Najm (Univ. of Toronto)
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Studies of Timing Structural Properties for Early Evaluation of Circuit Design Andrew B. Kahng*, Ryan Kastner, Stefanus Mantik, Majid Sarrafzadeh and Xiaojian.
Accurate Pseudo-Constructive Wirelength and Congestion Estimation Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Xu Xu, UCSD CSE Dept., La Jolla Supported.
A Proposal for Routing-Based Timing-Driven Scan Chain Ordering Puneet Gupta 1 Andrew B. Kahng 1 Stefanus Mantik 2
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
Fuzzy Evolutionary Algorithm for VLSI Placement Sadiq M. SaitHabib YoussefJunaid A. Khan Department of Computer Engineering King Fahd University of Petroleum.
A METRICS System for Design Process Optimization Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA CS Dept., Los Angeles,
METRICS Standards and Infrastructure for Design Productivity Measurement and Optimization Andrew B. Kahng and Stefanus Mantik UCLA CS Dept., Los Angeles,
A Resource-level Parallel Approach for Global-routing-based Routing Congestion Estimation and a Method to Quantify Estimation Accuracy Wen-Hao Liu, Zhen-Yu.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
Methodology from Chaos in IC Implementation Kwangok Jeong * and Andrew B. Kahng *,** * ECE Dept., UC San Diego ** CSE Dept., UC San Diego.
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
Smooth Priorities for Make-to-Stock Inventory Control Carlos F. G. Bispo Instituto de Sistemas e Robótica – Instituto Superior Técnico Technical Univ.
Routing-Aware Scan Chain Ordering Puneet Gupta and Andrew B. Kahng (Univ. of California at San Diego, La Jolla, CA, USA.), Stefanus Mantik (Cadence Design.
DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators Tuck-Boon Chan †, Puneet Gupta §, Andrew B. Kahng †‡ and Liangzhen.
Job Shop Reformulation of Vehicle Routing Evgeny Selensky University of Glasgow
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Seongbo Shim, Yoojong Lee, and Youngsoo Shin Lithographic Defect Aware Placement Using Compact Standard Cells Without Inter-Cell Margin.
Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.
Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
Improved Cut Sequences for Partitioning Based Placement Mehmet Can YILDIZ and Patrick H. Madden State University of New York at BinghamtonComputer Science.
-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
Hypergraph Partitioning With Fixed Vertices Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov UCLA Computer Science Department
SEMI-SYNTHETIC CIRCUIT GENERATION FOR TESTING INCREMENTAL PLACE AND ROUTE TOOLS David GrantGuy Lemieux University of British Columbia Vancouver, BC.
Proximity Optimization for Adaptive Circuit Design Ang Lu, Hao He, and Jiang Hu.
On the Relevance of Wire Load Models
Technology Migration Technique for Designs with Strong RET-driven Layout Restrictions Xin Yuan, Kevin McCullen, Fook-Luen Heng, Robert Walker, Jason Hibbeler,
Presentation transcript:

Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles, CA

Introduction Complexity , design cycle time  Complexity , design cycle time  Tool predictability Tool predictability –predict final solution before running the tool –requires understanding of tool behavior Heuristic nature of tool Heuristic nature of tool –leads to noise: variability in solution quality Understand how tool behaves in the presence of noise Understand how tool behaves in the presence of noise

Previous Works Hartoog (DAC’86) Hartoog (DAC’86) –reorder cells/nets  isomorphic circuits –algorithm comparison Harlow/Brglez (ICCAD’98) Harlow/Brglez (ICCAD’98) –randomize name and node order Ghosh (Dissertation’00) Ghosh (Dissertation’00) –circuit mutation  isomorphic class Bodapati/Najm (SLIP’00) Bodapati/Najm (SLIP’00) –noise effect on pre-layout estimation

Outline Tool behavior criteria Tool behavior criteria Taxonomy of potential perturbation Taxonomy of potential perturbation Examples on noise effects Examples on noise effects Exploitation of tool noise Exploitation of tool noise Conclusions and ongoing works Conclusions and ongoing works

Tool Behavior Criteria Monotonicity Monotonicity –monotone solutions w.r.t. inputs Parameter Quality Parameter Quality

Tool Behavior Criteria Monotonicity Monotonicity Smoothness Smoothness –“similar” solutions after  perturbation Solution space

Tool Behavior Criteria Monotonicity Monotonicity Smoothness Smoothness Scaling Scaling –preserve quality with scaled input 0.25  0.18 

Outline Tool behavior criteria Tool behavior criteria Taxonomy of potential perturbation Taxonomy of potential perturbation Examples on noise effects Examples on noise effects Exploitation of tool noise Exploitation of tool noise Conclusions and ongoing works Conclusions and ongoing works

Perturbation Taxonomy Randomness Randomness Ordering and naming Ordering and naming Coarseness and richness of library Coarseness and richness of library Constraints Constraints Geometric properties Geometric properties

Randomness Random number generator (RNG) Random number generator (RNG) –initial solution for heuristic –tie breaker Seed Pseudorandom Number … … … ………………

Ordering and Naming Instance ordering Instance ordering –C1,C2,C3,…  C17,C224,C5,… Instance naming Instance naming –AFDX|CTRL|AX239  CELL00134 –AFDX|CTRL|AX239  ID012|ID119|ID416

Library Coarseness & Richness Cell library Cell library –number of variations for cell types (e.g., INV1x, INV2x, INV4x, INV8x, etc.) Timing library Timing library –timing model (look-up tables, linear interpolation, etc.) Input Slew Load 7x7 Load 1x7

Constraints Design rules Design rules –spacing, width, size, etc. Design constraints Design constraints –timing constraints –grouping constraints –area constraints Perturbation Perturbation –tightening or relaxing the constraints

Geometric Properties Offsets Offsets –cell sites, cell rows, routing tracks, power stripes, global cell grids, etc. Orientations Orientations –pin orientations, site orientations, routing directions, etc. Instance scaling Instance scaling –cell sizes, routing pitches, layout size, etc. Artificial blockages Artificial blockages

Outline Tool behavior criteria Tool behavior criteria Taxonomy of potential perturbation Taxonomy of potential perturbation Examples on noise effects Examples on noise effects Exploitation of tool noise Exploitation of tool noise Conclusions and ongoing works Conclusions and ongoing works

Examples of Noise Effects Monotonicity test Monotonicity test Random seeds Random seeds Random ordering and naming Random ordering and naming Random hierarchy Random hierarchy Cadence Place & Route Cadence Place & Route 13 industry designs 13 industry designs

Monotonicity Test OptimizationLevel: 1(fast/worst) … 10(slow/best) OptimizationLevel: 1(fast/worst) … 10(slow/best) Opt Level QP WL QP CPU WR WL Total CPU

Random Seeds 200 runs with different random seeds 200 runs with different random seeds –0.05% improvement -0.05%

Random Ordering & Naming Data sorting  no effect on reordering Data sorting  no effect on reordering Five naming perturbation Five naming perturbation –random cell names without hierarchy (CR) »E.g., AFDX|CTRL|AX239  CELL00134 –random net names without hierarchy (NR) –random cell names with hierarchy (CH) »E.g., AFDX|CTRL|AX129  ID012|ID79|ID216 –random net names with hierarchy (NH) –random master cell names (MC) »E.g., NAND3X4  MCELL0123

Random Naming (contd.) Wide range of variations (±3%) Wide range of variations (±3%) Hierarchy matters Hierarchy matters % Quality Difference Number of Runs

Random Hierarchy Swap hierarchy Swap hierarchy –AA|BB|C03  XX|YY|C03 –XX|YY|Z12  AA|BB|Z12 % Quality Difference Number of Runs

Outline Tool behavior criteria Tool behavior criteria Taxonomy of potential perturbation Taxonomy of potential perturbation Examples on noise effects Examples on noise effects Exploitation of tool noise Exploitation of tool noise Conclusions and ongoing works Conclusions and ongoing works

Noise Additive Property Noise 1 + Noise 2 = (Noise 1 & Noise 2 ) Noise 1 + Noise 2 = (Noise 1 & Noise 2 ) CrNr ?

Noise Exploitation CPU Budget = 1 run CPU Budget = 1 run –noise with best mean CPU Budget = 5 runs CPU Budget = 5 runs –noise with min average soln. over 5 runs For each noise For each noise –randomly select k solutions –record the best-k –repeat 1000 times and get average

Noise Exploitation (Contd.) Noise that preserves hierarchy almost always yields superior results Noise that preserves hierarchy almost always yields superior results CPU budget = 1 run  use MC CPU budget = 1 run  use MC kCRCHNRNHMC

Outline Tool behavior criteria Tool behavior criteria Taxonomy of potential perturbation Taxonomy of potential perturbation Examples on noise effects Examples on noise effects Exploitation of tool noise Exploitation of tool noise Conclusions and ongoing works Conclusions and ongoing works

Conclusions EDA tools behavior criteria w.r.t. noise EDA tools behavior criteria w.r.t. noise Initial taxonomy of noise sources Initial taxonomy of noise sources Effects of noises on P&R solutions Effects of noises on P&R solutions Non-additive noise property Non-additive noise property

Ongoing Works Prediction model that includes noises Prediction model that includes noises Relationships between different noises Relationships between different noises Noise impact on timing-driven solution Noise impact on timing-driven solution Relationship between perturbation size and changes in solution quality Relationship between perturbation size and changes in solution quality Composition of noises between consecutive tools in the design flow Composition of noises between consecutive tools in the design flow