Pulse-Width Modulated DAC Lecture 11.3 Section 11.5.

Slides:

Advertisements

Similar presentations

Adders Module M8.1 Section 6.2. Adders Half Adder Full Adder TTL Adder.

Advertisements

2’s Complement 4-Bit Saturator

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

Modulo-N Counters Module M10.4 Section 7.2.

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN

Shift Registers Module M11.1 Section 7.3.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

Magnitude Comparator Lecture L6.4 Section 6.1.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

1 EE121 John Wakerly Lecture #10 Some shift-register stuff Sequential-circuit analysis.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.

Binary-to-BCD Converter Lecture L6.2 Section 6.5 pp

Using State Machines as Control Circuits Lecture L9.4.

Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)

Pulse-Width Modulated DAC

Multiplexers Lecture L6.4 Section 6.4.

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

Designing State Machines Lecture L9.2 Handout Section 9.2.

Datapaths Lecture L10.2 Sections 10.2, ALU (Sect. 7.5 and Lab 6)

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Counters as State Machines Lecture L9.1 Handout Section 9.1.

Designing State Machines SQRT controller Lecture L9.2a Section 9.2.

Equality Detector Lecture L6.1 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Shifter Lecture L7.4 Group HW #4 Section 10.3.

Modulo-N Counters Lecture L8.4 Section 7.2. Counters Modulo-5 Counter 3-Bit Down Counter with Load and Timeout Modulo-N Down Counter.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Codes and Code Converters

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

© Bob York Gates +5 V 1 kΩ Out +5 V A B Out In 1 kΩ +5 V A B Out

Arithmetic Logic Unit (ALU) Lecture L7.5 Section 7.5.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

2’s Complement 4-Bit Saturator

Adders Lecture L7.1 Section 6.2 Section 10.4 (pp )

Shifters Lecture L7.4 Section 7.4. MODULE shift TITLE 'shifter' DECLARATIONS " INPUT PINS " D3..D0 PIN 11,7,6,5; D = [D3..D0]; s2..s0 PIN 3,2,1; S.

Analog-to-Digital Converters Lecture L11.2 Section 11.3.

Flip-Flops Lecture L8.2 Section 8.1. Recall the !S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0.

Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.

Decoders Module M9.1 Section 6.3. Decoders TTL Decoders.

Arithmetic Logic Unit (ALU) Lecture L9.3 Lab 10. ALU CB = carry_borrow flag Z = zero flag (Z = 1 if Y = 0)

Shift Registers Lecture L6.6 Section Bit Shift Register.

Equality Detector Lecture L6.3 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

Lab 6 Module M8.3. EXPERIMENT 6: Adder/Subtractor PRE-LAB 1.Read and understand text Sec. 6.2, Adders and Subtractors, pages Using textbook.

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.

A Greatest Common Divisor (GCD) Processor Lecture L10.3 Sections 10.4, 10.5.

#1 of 10 Tutorial Introduction PURPOSE -To explain how to configure and use the Timer Interface Module in common applications OBJECTIVES: -Identify the.

Timer 1 and 2 operation, PWM Principles. Timer 1 Operation.

Digital Logic & Design Dr. Waseem Ikram Lecture 37.

Digital Logic & Design Dr. Waseem Ikram Lecture 39.

Magnitude Comparator Module M5.2 Section 6.1.

FIGURE 5.1 Block diagram of sequential circuit

Counters as State Machines

Shift Registers Lecture L8.6 Section 8.3.

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Designing Digital Circuits Using Hardware Description Languages (HDLs)

Analog-to-Digital Converters

Programmable Peripheral Interface

UNIT 19 PWM 로봇 SW 교육원 조용수.

Example 18 Pulse Train Using Interrupts

Digital Logic & Design Dr. Waseem Ikram Lecture No. 36.

a + 2 = 6 What does this represent? 2 a

Magnitude Comparator Lecture L6.2 Section 6.1.

Presentation transcript:

Pulse-Width Modulated DAC Lecture 11.3 Section 11.5

8-Bit Counter

Pulse-Width Modulation

MODULE pwm " pulse-width modulated signal “ DECLARATIONS "Functional Blocks " div16cnt interface ([CLK,clear,count] -> [Q3,Q2,Q1,Q0,Cout]); cnt1 FUNCTIONAL_BLOCK div16cnt; cnt2 FUNCTIONAL_BLOCK div16cnt; " Input Pins " Clock PIN 9; " 4 MHz clock SW7..SW0 PIN 11,7,6,5,4,3,2,1; " Switches 1..8 SW = [SW7..SW0]; " 8-bit high time " Output Pins " LED9 PIN 35 ISTYPE 'com'; " PWM output -- LED9 LED10 PIN 36 ISTYPE 'com'; " !PWM output -- LED10

" Intermediate Nodes " Q7..Q0 NODE ISTYPE 'com'; " Clock divider Q = [Q7..Q0]; P NODE ISTYPE 'com'; notP NODE ISTYPE 'com'; set NODE ISTYPE 'com'; " Definitions " reset = (Q == SW); " equality detector

EQUATIONS cnt1.clear = 0; " Clock divider cnt2.clear = 0; cnt1.CLK = Clock; cnt2.CLK = Clock; cnt1.count = 1; cnt2.count = cnt1.Cout; [Q7..Q4] = cnt2.[Q3..Q0]; [Q3..Q0] = cnt1.[Q3..Q0]; set = cnt2.Cout;" set every Q7 period P = !(reset # notP);" S-R latch notP = !(set # P); LED9 = P; LED10 = notP; END pwm