Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

Slides:

Advertisements

Similar presentations

Adders Module M8.1 Section 6.2. Adders Half Adder Full Adder TTL Adder.

Advertisements

Modulo-N Counters Module M10.4 Section 7.2.

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Shift Registers Module M11.1 Section 7.3.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

Full Adder Display. Topics A 1 bit adder with LED display Ripple Adder Signed/Unsigned Subtraction Hardware Implementation of 4-bit adder.

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

Magnitude Comparator Lecture L6.4 Section 6.1.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1.

7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.

Binary-to-BCD Converter Lecture L6.2 Section 6.5 pp

Using State Machines as Control Circuits Lecture L9.4.

Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)

Multiplexers Lecture L6.4 Section 6.4.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

Designing State Machines Lecture L9.2 Handout Section 9.2.

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Counters as State Machines Lecture L9.1 Handout Section 9.1.

Equality Detector Lecture L6.1 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Shifter Lecture L7.4 Group HW #4 Section 10.3.

Modulo-N Counters Lecture L8.4 Section 7.2. Counters Modulo-5 Counter 3-Bit Down Counter with Load and Timeout Modulo-N Down Counter.

Codes and Code Converters

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Arithmetic Logic Unit (ALU) Lecture L7.5 Section 7.5.

Pulse-Width Modulated DAC Lecture 11.3 Section 11.5.

2’s Complement 4-Bit Saturator

Adders Lecture L7.1 Section 6.2 Section 10.4 (pp )

Shifters Lecture L7.4 Section 7.4. MODULE shift TITLE 'shifter' DECLARATIONS " INPUT PINS " D3..D0 PIN 11,7,6,5; D = [D3..D0]; s2..s0 PIN 3,2,1; S.

Flip-Flops Lecture L8.2 Section 8.1. Recall the !S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0.

Lab 5 Multiplexer and 7-Segment Display Module M7.3.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

Decoders Module M9.1 Section 6.3. Decoders TTL Decoders.

Arithmetic Logic Unit (ALU) Lecture L9.3 Lab 10. ALU CB = carry_borrow flag Z = zero flag (Z = 1 if Y = 0)

Multiplexer as a Universal Function Generator

Shift Registers Lecture L6.6 Section Bit Shift Register.

4-to-1 Multiplexer: Module Instantiation Discussion D7.2 Example 5.

Equality Detector Lecture L6.3 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)

Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.

Multiplexers Lecture L6.6v Section 6.2. Multiplexers A Digital Switch A 2-to-1 MUX A 4-to-1 MUX A Quad 2-to-1 MUX The Verilog if…else Statement TTL Multiplexer.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.

1 CS151: Digital Design Chapters 4, 5 Review. CS Question 1 Design a combinational circuit for a Roller-Coaster ride in an amusement park. The design.

(Combinational Logic Circuit)

A Greatest Common Divisor (GCD) Processor Lecture L10.3 Sections 10.4, 10.5.

CS 151  What does the full truth table look like? InputsOutputs D3D3 D2D2 D1D1 D0D0 A1A1 A0A0 V 0000XX

4-to-1 Multiplexer: Module Instantiation Discussion D2.2 Example 5.

Prepared by: Careene McCallum-Rodney Multiplexor.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.

EGR 2131 Unit 6 Combinational Building Blocks

Multiplexers (Data Selectors)

Magnitude Comparator Module M5.2 Section 6.1.

The Multiplexer Multi what?

Chapter 2 Push button and Potentiometer

Counters as State Machines

Shift Registers Lecture L8.6 Section 8.3.

Digital Logic Experiment

Logic Design LAB 7 授課老師：伍紹勳課程助教：邱麟凱、江長庭.

Magnitude Comparator Lecture L6.2 Section 6.1.

Presentation transcript:

Multiplexers Module M6.1 Section 6.4

Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX

Multiplexers Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y s1s0 0 0 C0 0 1 C1 1 0 C2 1 1 C3

Multiplexers Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y s1s0 0 0 C0 0 1 C1 1 0 C2 1 1 C3 0 A multiplexer is a digital switch

Multiplexers Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y s1s0 0 0 C0 0 1 C1 1 0 C2 1 1 C3 0 1

Multiplexers Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y s1s0 0 0 C0 0 1 C1 1 0 C2 1 1 C3 1 0

Multiplexers Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y s1s0 0 0 C0 0 1 C1 1 0 C2 1 1 C3 1

Multiplexers Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y s1s0 0 0 C0 0 1 C1 1 0 C2 1 1 C3 Y = C0 & !S1 & !S0 # C1 & !S1 & S0 # C2 & S1 & !S0 # C3 & S1 & S0

TTL Multiplexer GND Vcc1G B 1C3 1C2 1C1 1C0 1Y 2G A 2C3 2C2 2C1 2C0 2Y 74LS153 X X X X X X X X X X X X X 0 X X X 1 X X X X 0 X X X 1 X X X X X X X B A C0 C1 C2 C3 G Y Dual 4-to-1-line multiplexer

Y S 0 A0 1 B0 A 2-to-1 MUX 2 x 1 MUX S Y = A0 & !S # B0 & S A0 B0 Y

Y S 0 A 1 B Problem How would you make a Quad 2-to-1 MUX? S [A3..0] [B3..0] [Y3..0] Quad 2-to-1 MUX

mux.abl MODULE Mux TITLE 'Quad 2 to 1 Multiplexer, A. Student, 6/21/02' DECLARATIONS " INPUT PINS “ " OUTPUT PINS “ EQUATIONS END Mux S [A3..0] [B3..0] [Y3..0] Quad 2-to-1 MUX

mux.abl MODULE Mux TITLE 'Quad 2 to 1 Multiplexer, A. Student, 6/21/02' DECLARATIONS " INPUT PINS " X3..X0 PIN 6,7,11,5; X = [X3..X0]; Y3..Y0 PIN 72,71,66,70; Y = [Y3..Y0]; S PIN 10; Switch 1..4 X input vector (4 bits) Switch 5..8 Y input vector (4 bits) Push Button Select Line

mux.abl (cont’d) " OUTPUT PINS " Z3..Z0 PIN 39,37,36,35 ISTYPE 'com'; Z = [Z3..Z0]; EQUATIONS Z = X & !S # Y & S; END Mux Output LEDs 5 – 8 Output Vector Z (4 bits) Logic Equation for the Multiplexer Defines output