Lattice Diagrams using Reed-Muller Logic 2002.10.15 Shim, Hee Jun.

Slides:



Advertisements
Similar presentations
Computer Science 210 Computer Organization Introduction to Logic Circuits.
Advertisements

Reversible Gates in various realization technologies
Representing Boolean Functions for Symbolic Model Checking Supratik Chakraborty IIT Bombay.
Lecture # 8 Chapter # 4: Syntax Analysis. Practice Context Free Grammars a) CFG generating alternating sequence of 0’s and 1’s b) CFG in which no consecutive.
Getting started with ML ML is a functional programming language. ML is statically typed: The types of literals, values, expressions and functions in a.
AA Trees another alternative to AVL trees. Balanced Binary Search Trees A Binary Search Tree (BST) of N nodes is balanced if height is in O(log N) A balanced.
Advanced Topics in Algorithms and Data Structures 1 Rooting a tree For doing any tree computation, we need to know the parent p ( v ) for each node v.
Grouping Heuristics for Word-Level Decision Diagrams Rolf DrechslerMarc HerbstrittBernd Becker Institute of Computer Science University of Freiburg
ECE 667 Student Presentation Gayatri Prabhu [1]. *PHDD: An Efficient Graph Representation for Floating Point Circuit Verification – Y. Chen, R. Bryant,
ECE 667 Synthesis & Verification - Boolean Functions 1 ECE 667 Spring 2013 ECE 667 Spring 2013 Synthesis and Verification of Digital Circuits Boolean Functions.
Spring 07, Feb 13 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Binary Decision Diagrams Vishwani D. Agrawal James.
Designing Oracles for Grover Algorithm
Multi-Level Programmable Array Kim, Hyung ock.
GF(4) Based Synthesis of Quaternary Reversible/Quantum Logic Circuits
DATE-2002TED1 Taylor Expansion Diagrams: A Compact Canonical Representation for Symbolic Verification M. Ciesielski, P. Kalla, Z. Zeng B. Rouzeyre Electrical.
LAYOUTDRIVEN SYNTHESIS FOR SUBMICRON TECHNOLOGY MAPPING EXPANSIONS TO REGULAR LATTICES Woong Hwangbo.
Derivatives of Perkowski’s Gate k f2 g h t t De Vos gates  f1f1  A B P Q Feynman gates A B P f 2f 2  C Q R Toffoli gates Q P f 2 A C R B S D 0.
Information Theoretic Approach to Minimization of Logic Expressions, Trees, Decision Diagrams and Circuits.
ECE Synthesis & Verification - Lecture 18 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Word-level.
Boolean Functions and their Representations
Rolf Drechlser’s slides used
2002/10/08 SeonPil Kim Layout-Driven Synthesis For Submicron Technology : Mapping Expansions To Regular Lattices High Level Synthesis Homework #2.
Regular Structures. Levelized Structures Standard Lattice Diagrams for continuous, multiple-valued and binary logic.
Homework Your task is to design a regular structure such as Kronecker Lattice or Shannon Lattice using modern Quantum Dot Cellular Automata technology.
Solving Boolean Satisfiability (SAT) Problem Using the Unate Recursive Paradigm Priyank Kalla, Maciej Ciesielski Dept. of Elec. & Comp. Engineering University.
Design of Regular Quantum Circuits
1 Boolean Algebra & Logic Design. 2 Developed by George Boole in the 1850s Mathematical theory of logic. Shannon was the first to use Boolean Algebra.
ECE Synthesis & Verification - Lecture 10 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Binary.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
 2001 CiesielskiBDD Tutorial1 Decision Diagrams Maciej Ciesielski Electrical & Computer Engineering University of Massachusetts, Amherst, USA
ECE 667 Synthesis & Verification - BDD 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Binary Decision Diagrams (BDD)
The Mysterious World of Number Identity…
 2000 M. CiesielskiPTL Synthesis1 Synthesis for Pass Transistor Logic Maciej Ciesielski Dept. of Electrical & Computer Engineering University of Massachusetts,
Grover’s Algorithm in Machine Learning and Optimization Applications
By Tariq Bashir Ahmad Taylor Expansion Diagrams (TED) Adapted from the paper M. Ciesielski, P. Kalla, Z. Zeng, B. Rouzeyre,”Taylor Expansion Diagrams:
Introduction to Read-Muller Logic Ahn, Ki-yong.
Fast Spectral Transforms and Logic Synthesis DoRon Motter August 2, 2001.
Applied Discrete Mathematics Week 10: Equivalence Relations
Digitaalsüsteemide verifitseerimise kursus1 Formal verification: BDD BDDs applied in equivalence checking.
Presentation by: H. Sarper
CPSC 171 Introduction to Computer Science Boolean Logic, Gates, & Circuits.
Binary Decision Diagrams (BDDs)
Chapter 4 Matrices By: Matt Raimondi.
SPLASH: Structural Pattern Localization Analysis by Sequential Histograms A. Califano, IBM TJ Watson Presented by Tao Tao April 14 th, 2004.
Context Free Grammar. Introduction Why do we want to learn about Context Free Grammars?  Used in many parsers in compilers  Yet another compiler-compiler,
Daniel Kroening and Ofer Strichman 1 Decision Procedures An Algorithmic Point of View BDDs.
Digital Systems: Combinational Logic Circuits Wen-Hung Liao, Ph.D.
© 2010 Pearson Addison-Wesley. All rights reserved. Addison Wesley is an imprint of CHAPTER 12: Multi-way Search Trees Java Software Structures: Designing.
NODE ANALYSIS One of the systematic ways to determine every voltage and current in a circuit The variables used to describe the circuit will be “Node Voltages”
Daniel Kroening and Ofer Strichman 1 Decision Procedures An Algorithmic Point of View BDDs.
Abstract To present a novel logic synthesis method to reduce the area of XOR-based logic functions. Idea: To exploit linear dependency between logic sub-
Binary decision diagrams (BDD’s) Compact representation of a logic function ROBDD’s (reduced ordered BDD’s) are a canonical representation: equivalence.
CLASSICAL LOGIC SRFPGA layout With I/O pins.
Controlled- Controlled NOTControlled- Controlled NOT = Toffoli Gate.
The Binomial Theorem (a+b)2 (a+b)(a+b) a2 +2ab + b2
1 Chapter 3 Regular Languages.  2 3.1: Regular Expressions (1)   Regular Expression (RE):   E is a regular expression over  if E is one of:
IT 60101: Lecture #121 Foundation of Computing Systems Lecture 13 Trees: Part VIII.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Hoda Roodaki Boolean Algebra Hoda Roodaki
Review: Discrete Mathematics and Its Applications
Logic Gates and Boolean Algebra
AA Trees.
Minimization of Circuits
Kerntopf Gate and Regular Structures for Symmetric Functions
Computer Science 210 Computer Organization
Formal Methods in software development
Review: Discrete Mathematics and Its Applications
The Mysterious World of Number Identity…
Formal Methods in software development
CS 140 Lecture 6: Other Types of Gates
Presentation transcript:

Lattice Diagrams using Reed-Muller Logic Shim, Hee Jun

Introduction l To realize arbitrary Boolean functions in a regular and planar layout n Universal Akers Array (UAA) l This paper presents an extension of UAAs, called “Lattice Diagrams” and the efficient method of mapping arbitrary multi-output functions.

Background l Lattice Diagram n Data structures that describe both regular geometry of connections and a logic of a circuit. l Expansion type n Shannon : F = a·F a’ ·F a’ n Positive Davio (pD) : F = a(F a’ 1·F a’ n Negative Davio (nD) : F = 1·F a’(F a’ ) -Array to explain Lattice concepts -Each block means a function.

Classification of Lattice Diagram l Order n Ordered ~ : one variable on a diagonal (=level) n Ordered ~ with Repeated Variables : one variable in a level, but the same variable may appear on various levels. n Free ~ : different orders of variables in the paths leading from leafs to the root –Folded ~ : Free ~, but the order of variables in levels must be the same, with some variables possibly missing. l Expansion n All expansions are of the same type. –Shannon ~ : Shannon –Functional ~ : pD. –Negative Functional ~ : nD. n All expansions in every level are of the same type. –Reed-Muller ~ : pD, nD. –Kronecker ~ : Shannon, pD, nD. n All expansions in every level are either of some expansion types. –Pseudo Reed-Muller ~ : pD, nD –Pseudo S/pD ~ : Shannon, pD –Pseudo S/nD ~ : Shannon, nD –Pseudo Kronecker ~ : Shannon, pD, nD

Background l Joining Rule n R= = n S= = bv = =

Method of Creating Lattice Diagram l Ordered Shannon Lattice Diagram (OSLD) n It is expanded level-by-level, starting from the root level, and from left to right in every level. n In contrast to standard BDDs, the joining operation combines also non-isomorphic nodes of trees. –Shannon Expansion: F = a·F a’ ·F a’ –Joining Rule

Method of Creating Lattice Diagram Example 1 Single-output OSLD

Method of Creating Lattice Diagram Example 2 Multi-output OSLD

Method of Creating Lattice Diagram Multi-output OSLD Folded SLD a aa’ a a’ a a’

Method of Creating Lattice Diagram l Functional Lattice Diagram n It is like for OSLD. n Positive Davio expansions are used instead of Shannon and the (pD,pD) joining rules instead of the (S,S) joining rules. –Positive Davio (pD) : F = 1·F a(F a ) –Joining Rule (pD, pD) : 1 1 d = 1 d = @ = =

Method of Creating Lattice Diagram l Ordered Kronecker Lattice Diagrams (OKLD) n It uses the joining rules, (S,S), (pD,pD), (nD, nD) because all expansions in every level are of the same type. l l Folded Kronecker Lattice Diagram n n The rectangular envelope area has been reduced.

Method of Creating Lattice Diagram l Pseudo-Kronecker Lattice Diagram n Pseudo S/pD Kronecker Lattice Diagram can be solved. ( only mixture of S and pD nodes in a level) n But, Joining rules cannot be created for combinations of expansion nodes (pD,nD) and (nD,S) n Open problem whether creating of Pseudo- Kronecker Lattice Diagrams for (S,pD,nD) can be solved analogously to the previous method.

Conclusion l Introduce method of creating various type of lattice diagram by combining together non- isomorphic nodes at the same level. l There is no constraint on repeating variables consecutively. l Use any subset of S, pD, and nD expansions. l Support arbitrary multi-output functions.