Tera-Pixel APS for CALICE Progress 13 th November 2006.

Slides:

Advertisements

Similar presentations

Rutherford Appleton Laboratory Particle Physics Department G. Villani CALICE MAPS Prague TWEPP TWEPP-07 Topical Workshop on Electronics for Particle.

Advertisements

R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.

The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.

Victoria04 R. Frey1 Silicon/Tungsten ECal Status and Progress Ray Frey University of Oregon Victoria ALCPG Workshop July 29, 2004 Overview Current R&D.

1 CALICE simulation results G.Villani 06 Cell size: 50 x 50  m 2 21 hits simulated, 5  m pitch 121 extrapolated hits / pixel 961 extrapolated hits /

Anne-Marie Magnan Imperial College London A MAPS-based digital Electromagnetic Calorimeter for the ILC on behalf of the MAPS group: Y. Mikami, N.K. Watson,

SCIPP R&D on Long Shaping- Time Electronics SLAC SiD Workshop October 26-29, 2006 Bruce Schumm.

G.Villani jan. 071 CALICE pixel Deep P-Well results Nwell 16 μm x 16 μm P-well 17 μm x 17 μm Collecting diodes 3.6 μm x 3.6 μm Bias: NWell 3.5V Diodes:

TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.

7 January 2005 MDI Workshop M. Breidenbach 1 SiD Electronic Concepts SLAC –D. Freytag –G. Haller –J. Deng –mb Oregon –J. Brau –R. Frey –D. Strom BNL –V.

1 Konstantin Stefanov, CCLRC Rutherford Appleton Laboratory 1 ECFA 2006, Valencia 1 MAPS-based ECAL Option for ILC ECFA 2006, Valencia, Spain Konstantin.

MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.

G.Villani march 071 CALICE pixel Deep P-Well results Nwells P-well 3μm guard ring Diodes [3.6,1.8,0.9] x[3.6,1.8,0.9]μm 2 Bias: NWell 1.8/1V Diodes: 1.5V.

Thursday, May 10th, 2007 Calice Collaboration meeting --- A.-M. Magnan --- IC London 1 Progress Report on the MAPS ECAL R&D on behalf of the MAPS group:

Tera-Pixel APS for CALICE Progress 20 th October 2006 [JC+RT]

1 The MAPS ECAL ECFA-2008; Warsaw, 11 th June 2008 John Wilson (University of Birmingham) On behalf of the CALICE MAPS group: J.P.Crooks, M.M.Stanitzki,

Tera-Pixel APS for CALICE Progress meeting, 12 th July 2006 Jamie Crooks, Microelectronics/RAL.

SCIPP R&D on Long Shaping- Time Electronics SLAC SiD Workshop October 26-28, 2006 Bruce Schumm.

TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.

G.Villani jan. 071 CALICE pixel Deep P-Well results Nwell ≈ 900 μm 2 P-well 1μm ring gap Collecting diodes 3.6 x 3.6 μm 2 Bias: NWell 3.5V Diodes: 1.5V.

TeraPixel APS for CALICE Progress meeting 9th Dec 2005 Jamie Crooks, Microelectronics/RAL.

1 CALICE simulation results G.Villani oct. 06 Progress on CALICE MAPS detector simulations: Results for 1.8 x 1.8 µm 2 Discussions & conclusions Next step.

G.Villani jan. 071 CALICE pixel Deep P-Well results Nwell ≈ 900 μm 2 P-well 1μm ring gap Collecting diodes 3.6 x 3.6 μm 2 Bias: NWell 3.5V Diodes: 1.5V.

Tera-Pixel APS for CALICE Progress meeting, 17 th September 2007 Jamie Crooks, Microelectronics/RAL.

ASIC1 progress Jamie Crooks, Feb 08. Bonding Problems: Resolved Smaller bonding wedge + revised programShorts to seal ring discovered under bonds.

19 March 2005 LCWS 05 M. Breidenbach 1 SiD Electronic Concepts SLAC –D. Freytag –G. Haller –J. Deng –mb Oregon –J. Brau –R. Frey –D. Strom BNL –V. Radeka.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

Rutherford Appleton Laboratory Particle Physics Department A Novel CMOS Monolithic Active Pixel Sensor with Analog Signal Processing and 100% Fill factor.

SPiDeR  First beam test results of the FORTIS sensor FORTIS 4T MAPS Deep PWell Testbeam results CHERWELL Summary J.J. Velthuis.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.

Dr Renato Turchetta CMOS Sensor Design Group CCLRC Technology Large Area Monolithic Active Pixel Sensors.

L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.

Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.

Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.

Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.

Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.

NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.

J. Crooks STFC Rutherford Appleton Laboratory

Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.

26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,

AHCAL Electronics. SPIROC2 and HBU measurement results Mathias Reinecke CALICE main meeting Univ. HASSAN II, Casablanca, Morocco Sept. 23rd, 2010.

Rutherford Appleton Laboratory Particle Physics Department G. Villani CALICE MAPS Prague September TWEPP-07 Topical Workshop on Electronics for.

Status of integrated preamplifiers for GERDA GERDA meeting – MPI Heidelberg, Feb 20-22, 2006 F. Zocca, A. Pullia, S.Riboldi, C. Cattadori.

Custom mechanical sensor support (left and below) allows up to six sensors to be stacked at precise positions relative to each other in beam The e+e- international.

Tera-Pixel APS for CALICE Progress 30 th November 2006.

-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.

Tera-Pixel APS for CALICE Progress meeting, 6 th June 2006 Jamie Crooks, Microelectronics/RAL.

Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

Monolithic and Vertically Integrated Pixel Detectors, CERN, 25 th November 2008 CMOS Monolithic Active Pixel Sensors R. Turchetta CMOS Sensor Design Group.

Konstantin Stefanov 05/10/ Detecting elements for the CALICE MAPS design How does the collected charge depend on 1.Diode size? 2.Diode position with.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.

Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.

VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.

1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.

Marcel Stanitzki 1 The MAPS ECAL Status and prospects Fermilab 10/Apr/2007 Y. Mikami, O. Miller, V. Rajovic, N.K. Watson, J.A. Wilson University of Birmingham.

Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg

Design and Characterization of a Novel, Radiation-Resistant Active Pixel Sensor in a Standard 0.25 m CMOS Technology P.P. Allport, G. Casse, A. Evans,

AIDA design review 12 May 2008 Davide Braga Steve Thomas

Functional diagram of the ASD

TPAC1.1 progress Jamie C 4th June 2008.

Electronics for the E-CAL physics prototype

Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard

SiD Electronic Concepts

Functional diagram of the ASD

CALICE simulation results G.Villani 06

Verify chip performance

Presentation transcript:

Tera-Pixel APS for CALICE Progress 13 th November 2006

PreSample Pixel PreShape Pixel Vth+ Vth- RstSample Cstore Rst Vrst Preamp PreRst Buffer s.f Cpre Cin Buffer s.f --ns Preamp Shaper Rst Cpre Cfb Rfb Rin Cin Vth+ Vth- New

PreShape Pixel PreampSource Follow er ShaperComparator (in- pixel) Comparator (off- pixel) 1.8v- 4.5uA-1.0uA0.5uA0.3uA 2.7uW-1.8uW0.9uW0.5uW Pixel Source followe r Charge (Pre)am plifier Output Source Follow er Comparator (in- pixel) Comparator (off- pixel) 1.8v 0.9uA1.3uA1.2uA1uA750nA 1.6uW2.4uW2.2uW1.8uW1.3uW PreSample Pixel 9.3μW 11.8μW 7.7μW New

PreSample Pixel PreShape Pixel 400 electron hit 60mV typ. 150uV/electron (~flat up to 10,000e- Reduces 50% by 20,000e) 400 electron hit 120mV typ. requires reset (~600ns) 300uV/electron (30,000 electrons as 8 hits simulated ok) Reset Un-reset shaped hit New

PreSample Pixel PreShape Pixel Transient Noise 3.5mV typ at input to comparator ~ 25 electrons Transient Noise 5.9mV typ at input to comparator *√2 = 8.3mV (*√2 due to sampling) ~ 27 electrons (was 32) New

PreSample Pixel PreShape Pixel Signal/Noise optimisation Larger diode capacitance increases noise Signal/Noise optimisation Larger diode capacitance decreases signal (and therefore noise at input as equivalent charge) New

PreSample Pixel PreShape Pixel NWELL = 1.3 x 6.3 μm NWELL = 3 x 4 μm Add 5x9 μm for pmos comparator sub-circuit New

PreSample Pixel PreShape Pixel Risks Cpre feedback cap Risks Cpre feedback cap >10 MIP behaviour Saturation causes pulse elongation (dead time) >10 MIP behaviour Signals over 4000e- may be a problem (needs investigation) Advantages Always active (no reset) Shaper recovers after saturation Below-threshold signals do not integrate on the shaper. Disadvantages Preamp integrates charge (no reset) 20,000 electrons practical max Time-over-threshold up to 1us :  Needs edge-mode logic  Pixel is ‘dead’ during this time Disadvantages Below threshold signals are still integrated by the preamplifier Requires reset after hit  additional logic  dead time after hit Reset sample can contain error Advantages Flexible reset timing Pixel saturation occurs >30,000e- New