MDT-ASD PRR C. Posch30-Aug-01 1 Radiation Hardness Assurance   Total Ionizing Dose (TID) Change of device (transistor) properties, permanent   Single.

Slides:



Advertisements
Similar presentations
10/09/2002IWoRID; Niels van Bakel1 A collaboration between the ASIC-lab Heidelberg, NIKHEF Amsterdam and the University of Oxford Beetle; a front-end chip.
Advertisements

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.
Challenges of Single Event Upset and Transient Testing and Characterization of Mixed Signal Products Kirby Kruckmeyer.
Radiation Tolerance D. C. Christian, J. A. Appel, G. Chiodini,
Future beyond CTF3: ESA/Electron testing January 27 th 2015 CLIC Workshop 2015: Future tests beyond CTF3 January 27 th 2015 Radiation Testing with CALIFES.
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
The Latchup Monitor System, ESA Meeting, December 9 th 2014 R. Secondo, A Masi, R. Losito, P. Peronnard, R. D’Aguanno, R. Ferraro The Latchup Monitor System,
Development of an Active Pixel Sensor Vertex Detector H. Matis, F. Bieser, G. Rai, F. Retiere, S. Wurzel, H. Wieman, E. Yamamato, LBNL S. Kleinfelder,
Plot Approval Yat Long Chan (CUHK) Igor Mandic (Ljubljana) Charlie Young (SLAC)
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
ATLAS MDT Electronics Mezzanine PCB Radiation Hardness Assurance Eric Hazen – Boston University.
1 RF GaN 20 Volts & 0.1 amp  8 pieces: Nitronex NPT 25015: GaN on Silicon Done Gamma, Proton & Neutrons 65 volts Oct 2009  2 pieces: CREE CGH40010F:
Design and test of a high-speed beam monitor for hardon therapy H. Pernegger on behalf of Erich Griesmayer Fachhochschule Wr. Neustadt/Fotec Austria (H.
COMPONENT TEST H4IRRAD 15 TH NOVEMBER 2011 G. Spiezia, P. Peronnard, G. Foucard, S. Danzeca, P. Gander, E. Fadakis (EN/STI/ECE)
A radiation-tolerant LDO voltage regulator for HEP applications F.Faccio, P.Moreira, A.Marchioro, S.Velitchko CERN.
PRR on Patch-Panel ASIC 9 Dec. 2002KEK SOS Overview LVDS Rx Variable Delay BCID Test Pulse Generator Control Radiation tests Mass-production and inspection.
DC-DC Buck Converter in Inner Detector Environment
MDT-ASD PRR 28 Aug ’02 J.Oliver Quality Assurance, Production Testing, Database Chip certification, required tests Expected yield QA – Test plan  Production.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
News from ESA-CNES Final Presentation Days 2013 A Masi, News from ESA-CNES Final Presentation Days 2013 News from ESA-CNES Final Presentation Days 2013.
Status of the PiN diodes irradiation tests B. Abi( OSU), R. Boyd (OU), P. Skubic (OU), F. Rizatdinova (OSU), K.K. Gan (Ohio State U.)
I n t e g r a t e d D e s i g n C e n t e r / M I s s I o n D e s I g n L a b o r a t o r y N A S A G O D D A R D S P A C E F L I G H T C E N T E R Do.
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
ATLAS ATLAS DCS H.J.Burckhart, Muon Electronics Meeting, December 11th Status of Embedded Local Monitor Board (ELMB) Overview Radiation tolerance.
Total Ionizing Dose Effects in 130-nm Commercial CMOS Technologies for HEP experiments L. Gonella, M. Silvestri, S. Gerardin on behalf of the DACEL – CERN.
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range: 14 bit range, 10 bit accuracy ● Summing signals from 6 detectors.
Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure Jessica Metcalfe D.E.
TRAD, Tests & Radiations 13/09/2011 LHC POWER CONVERTER Radiation analysis.
Process Monitor/TID Characterization Valencia M. Joyner.
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
Radiation Tolerant Electronics New Policy? Ph. Farthouat, CERN.
Robert Szczygieł IFJ PANSPIE 2005 Radiation hardness of the mixed-mode ASIC’s dedicated for the future high energy physics experiments Introduction Radiation.
P/MAPLD 2004 King Permission to copy or reprint is not required, but appropriate credit must be given to The Aerospace Corporation for the generation of.
Apr, 2014 TE-EPC-CCE Radiation Tests
Experiment Electronics UMC 0.18µm radiation hardness studies - Update - Sven Löchner 13 th CBM Collaboration Meeting GSI Darmstadt March 12th, 2009.
Radiation Tolerant Electronics Expected changes Ph. Farthouat, CERN.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Experiment Electronics UMC 0.18µm radiation hardness studies Progress since last Collaboration Meeting Sven Löchner GSI Darmstadt 15 th CBM Collaboration.
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
Production Readiness Review of L0/L1 sensors for DØ Run IIb R. Demina, August, 2003 Irradiation studies of L1 sensors for DØ 2b Regina Demina University.
Fermilab Silicon Strip Readout Chip for BTEV
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
IB PRR PRR – IB System.
Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.
Federico Faccio CERN/PH-MIC
FPIX2: A rad-hard pixel readout chip for BTeV David Christian Fermilab Homestead September 14, 2000 Vertex 2000 f.
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
COTS Regulator Studies Derek Donley*, Mitch Newcomer, Mike Reilly *Hospital of the University of Pennsylvania, Radiation Oncology.
11 JULY 2002Jacques Lefrancois1  History: Previous Montecarlo Calculations by V. Talanov I. Korolko=> about 100rads/year and about 10**9 neutrons/cm**2.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Esperimento APOLLO Sezione di Roma Sezione di Roma Università degli studi di Cassino e del Lazio meridionale 1 ENEA centro ricerche «Casaccia» 2 Sezione.
(1/16) 08/05/12 – RadWG meeting G. Spiezia, P. Peronnard, E. Lefteris, P. Oser, J. Mekki PSI tests - Comparator Results Devices under test and beam conditions.
Actel Antifuse FPGA Information – Radiation Tests Actel Antifuse FPGA – A54SX72A 72K gates 208 pqfp package 2.5v to 5.0v I/O tolerant $62 each for tested.
CALIFES 2015 run preliminary results
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
Radiation Damage Studies for Solid State Sensors Subject to Mrad Doses
PSI test REPORT MARCH 2011 G. Spiezia, P. Peronnard (EN/STI/ECE)
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
GLAST Large Area Telescope:
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Presentation transcript:

MDT-ASD PRR C. Posch30-Aug-01 1 Radiation Hardness Assurance   Total Ionizing Dose (TID) Change of device (transistor) properties, permanent   Single Event Effects (SEE) Single Event Latchup (SEL), possibly destructive Single Event Upset (SEU), temporary (reset)   Non-Ionizing Energy Loss (NIEL)  not relevant for pure CMOS processes Types of radiation effects: TID and SEE tests have been performed according to the ATLAS standard radiation test procedures. Additional data on the radiation hardness of the process exist from other sources

MDT-ASD PRR C. Posch30-Aug-01 2 Total Ionizing Dose (TID) test Radiation Facility: Harvard Cyclotron 160 MeV proton beam, variable fluence up to 3·10 10 p/sec Beam diameter adjustable from 0.1 cm to 30 cm Beam Setup and dose calculation: 4.41·10 8 p/cm 2 per Monitor Unit (MU) Ionizing dose in Silicon: rad(Si)/MU MU/sec yields a dose rate of ~ 70 rad/sec. DUT and total dose : 10 devices were irradiated to a TID of 302 krad 5 non-irradiated devices characterized for comparison

MDT-ASD PRR C. Posch30-Aug-01 3 TID test setup Online monitored DC parameters:  On-chip bias generator voltages  Pre-amp input levels  LVDS output levels  Power consumption All values are displayed on screen for immediate observation and are also recorded with the proper timing information for offline analysis During irradiation the DUT is biased and run under its nominal operating conditions, however there are no signals passed through the analog amplifier chain. The digital part is exercised periodically

MDT-ASD PRR C. Posch30-Aug-01 4 Results - DC parameters (I) The observed changes in DC parameters appeared very similar on all of 10 irradiated devices so only the averages across all DUTs are plotted. Pre-amp bias voltages dropped between 2% (Vb4) and 5% (Vb3) Pre-amp input DC levels dropped by 3% - 4%.

MDT-ASD PRR C. Posch30-Aug-01 5 Results - DC parameters (II) The DC levels of the LVDS output drivers drop 2% - 3% There was no measurable increase in power consumption - no noticeable radiation induced leakage current increase occurred

MDT-ASD PRR C. Posch30-Aug-01 6 Results - Performance Parameters

MDT-ASD PRR C. Posch30-Aug-01 7 Comparison to Gamma Radiation Data Gamma irradiation of ASD00A at the CERN X-ray facility  30 keV gammas  TID of 1 Mrad  Steps: 10k, 50k, 100k, 300k, 1Mrad  Dose rate: ~ 170 rad/sec Parameter Gammas Protons Wilk. jitter increase 118 ps 91 ps Time error increase 25 ps 28 ps Amp gain decrease 15.4 mV 15.3 mV

MDT-ASD PRR C. Posch30-Aug-01 8 Gamma TID results  The averaged RMS timing error increases by 7 % after 300 krad TID  At the RTC tid for ASIC qualification, the RMS timing error increase is negligible  The voltage gain of the complete analog signal chain - pre-amp, shaper (3 diff amps), analog pad driver drops by 5 % after 300 krad TID  At RTC tid the gain drop of the full chain is of the order of 1 %  The chip is fully functional after 1 Mrad with a gain drop of 18 % and a timing error increase of 15 %

MDT-ASD PRR C. Posch30-Aug-01 9 HP 0.5  m CMOS process: TID tolerance “Total Dose Hardness …”: (Osborne et. al., IEEE Trans. Nucl. Sci., 1998) “The best TID radiation tolerance is achieved in the HP 0.5  m process. The average change in threshold voltage at 100 krad is less than 40 mV for the n-channel and less than 20 mV for the p-channel devices.” “The HP 0.5  m process appears to be a candidate for missions with a total dose requirement of 100 krad.” (Paul O`Connor, BNL, 1999) CSC-ASD (similar circuit), 60 Co irradiation Results (1 Mrad):  increase in supply current negligible, almost no radiation induced leakage current.  Gain drop: > 3.99 mV/fC (- 1.5 %)  Noise increase: > 2050 rms e - ENC (+ 17 %)  No wave-form change

MDT-ASD PRR C. Posch30-Aug Single Event Effect (SEE) test Radiation Facility:  Harvard Cyclotron  160 MeV proton beam Beam Setup and Fluence:  1.05·10 9 p ·cm -2 ·s -1  1.7 cm beam diameter  10 devices up to a fluence  4.4·10 12 p·cm -2 per device  Total fluence 4.46·10 13 p·cm -2 For Single Event Upset (SEU) monitoring the test system periodically reads all on-chip register contents, compares them to an initial state and re-writes the registers. Every bit flip is recorded and time stamped. The period of this read-write cycle is approximately 3 seconds. The power consumption of the DUT is monitored to catch Single Event Latchups (SEL). During irradiation the DUT is biased and run under its nominal operating conditions, however there are no signals passed through the analog amplifier chain.

MDT-ASD PRR C. Posch30-Aug SEE Test Results  7 SEUs (bit flips) were observed after 4.46·10 13 protons·cm -2  4 SEUs in the shift register, 3 SEUs in the setup register  No hard/destructive SEEs (stuck bits, latch-ups) occurred

MDT-ASD PRR C. Posch30-Aug SEU - impact calculation Proton irradiation of 10 devices up to a total fluence of 4.46·10 13 p·cm -2 yielded enough statistics to make a solid prediction on average fluence per SEE per device. The relevant numbers are 0.2 SEUs per device in 10 years and 2.4 SEUs per day for all of ATLAS. No hard/destructive SEE (e.g. latch-ups) occurred. The worst case impact of one SEU is the loss of 8 channels out of 360'000 for the time of one update interval. Occurence probability of 1 out of 53 SEUs or approximately once per month. The SEU rate is very manageable and will not cause any considerable degradation in performance of the ATLAS MDT detector.

MDT-ASD PRR C. Posch30-Aug HP 0.5  m CMOS process: SEL tolerance “Single Event Latchup …”: (Osborn et. al.7th NASA Symposium on VLSI design, 1998) Conservative design rules: (MOSIS SCMOS) Double Min. Well-to-Active spacing: 3 Double Min. Well-to-Active spacing: 3  m 81 LET latchup threshold “A recent simulation study [ Huthinen et al. ] has shown that the maximum energy deposition occurring with non-negligible probability in the LHC radiation environment will correspond locally to a LET lower than 50 MeVcm 2 mg -1.” (Extremely rare “worst-case” assumption)

MDT-ASD PRR C. Posch30-Aug CMOS Latchup - Well-to-Active Spacing Rwell Rsub Well-to-Active spacing 33m33m p-substrate

MDT-ASD PRR C. Posch30-Aug ASD radiation tolerance: Summary   Total Ionizing Dose (TID) ASD fully functional after ionizing dose corresponding to 17 times worst case RTC (1 DUT) and ~ 5 times RTC (10DUTs) No measurable increase in supply current  radiation induced leakage current insignificant Device parameter changes at expected maximum dose completely negligible   Single Event Effects (SEE) Single Event Upset (SEU) Worst case SEU expected at a rate of ~ 1 per month Hard/destructive SEE: No occurance Single Event Latchup (SEL): Process tested for SEL - critical LET not expected in LHC