Independence Fault Collapsing

Slides:

Advertisements

Similar presentations

An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.

Advertisements

Committee: Vishwani D. Agrawal Adit Singh Victor P. Nelson

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.

1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.

9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.

1 Lecture 10 Sequential Circuit ATPG Time-Frame Expansion n Problem of sequential circuit ATPG n Time-frame expansion n Nine-valued logic n ATPG implementation.

1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.

Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,

Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.

Partial Implications, etc.

3/30/05Agrawal: Implication Graphs1 Implication Graphs and Logic Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of ECE, Auburn University.

Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,

Nitin Yogi and Vishwani D. Agrawal Auburn University Auburn, AL 36849

Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama

Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.

Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.

A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC

Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.

May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.

6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.

Nov 29th 2006MS Thesis Defense1 Minimizing N-Detect Tests for Combinational Circuits Master’s Defense Kalyana R. Kantipudi Thesis Advisor: Dr. Vishwani.

Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,

Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.

Aug 11, 2006Yogi/Agrawal: Spectral Functional ATPG1 Spectral Characterization of Functional Vectors for Gate-level Fault Coverage Tests Nitin Yogi and.

Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA

6/17/2015Spectral Testing1 Spectral Testing of Digital Circuits An Embedded Tutorial Vishwani D. Agrawal Agere Systems Murray Hill, NJ 07974, USA

August 29, 2003Agrawal: VDAT'031 It is Sufficient to Test 25% of Faults Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA

A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,

Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.

5/7/2007VTS'071 Delay Test Quality Evaluation Using Bounded Gate Delays Soumitra Bose Intel Corporation, Design Technology, Folsom, CA Vishwani D.

Hierarchical Fault Collapsing for Logic Circuits Thesis Advisor:Vishwani D. Agrawal Committee Members:Victor P. Nelson, Charles E. Stroud Dept. of ECE,

Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.

Fall 2006, Nov. 30 ELEC / Lecture 12 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D.

Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,

1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,

10/25/2007 ITC-07 Paper Delay Fault Simulation with Bounded Gate Delay Model Soumitra Bose Design Technology, Intel Corp. Folsom, CA Hillary.

Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.

1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram

Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA

Exclusive Test and its Application to Fault Diagnosis Vishwani D. Agrawal Dong Hyun Baik Yong C. Kim Kewal K. Saluja Kewal K. Saluja.

Jan 6-10th, 2007VLSI Design A Reduced Complexity Algorithm for Minimizing N-Detect Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.

Aug. 13, 2005Mudlapur et al.: VDAT'051 A Novel Random Access Scan Flip-Flop Design Anand S. Mudlapur Vishwani D. Agrawal (Speaker) Adit D. Singh Department.

Partial Scan Design with Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems, Circuits and Systems Research Lab Murray Hill, NJ 07974, USA.

Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA

May 13, 2005Sandireddy & Agrawal: Hierarchy in Fault Collapsing 1 Use of Hierarchy in Fault Collapsing Raja K. K. R. Sandireddy Intel Corporation Hillsboro,

Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.

February 4, 2009Shukoor: MS Thesis Defense1 Fault Detection and Diagnostic Test Set Minimization Master’s Defense Mohammed Ashfaq Shukoor Dept. of ECE,

Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.

Oct. 5, 2001Agrawal, Kim and Saluja1 Partial Scan Design With Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems Processor Architectures and.

Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.

Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,

March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.

Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.

Muralidharan Venkatasubramanian Vishwani D. Agrawal

April 3, 2003Agrawal: Fault Collapsing1 Hierarchical Fault Collapsing; Functional Equivalences and Dominances Vishwani D. Agrawal Rutgers University, Dept.

VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.

Vishwani D. Agrawal Auburn University, Dept. of Elec. & Comp. Engg. Auburn, AL 36849, U.S.A. Nitin Yogi NVIDIA Corporation, Santa Clara, CA th.

Jing Ye 1,2, Xiaolin Zhang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese.

Copyright 2001, Agrawal & BushnellLecture 6:Fault Simulation1 VLSI Testing Lecture 6: Fault Simulation Dr. Vishwani D. Agrawal James J. Danaher Professor.

November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.

Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA

ATPG for Synchronous Sequential Circuits ELEC-7950 Spring 2016 Speaker ： Mi Yan Student number ： mzy0018.

VLSI Testing Lecture 6: Fault Simulation

VLSI Testing Lecture 8: Sequential ATPG

Fault Collapsing via Functional Dominance

A Primal-Dual Solution to Minimal Test Generation Problem

VLSI Testing Lecture 7: Combinational ATPG

VLSI Testing Lecture 4: Testability Analysis

ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)

Theorems on Redundancy Identification

Presentation transcript:

Independence Fault Collapsing Alok S. Doshi (Speaker) Vishwani D. Agrawal Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Outline Motivation Fault Classification Independence Graph and Matrix Independence Fault Collapsing Concurrent Test Generation Conclusions and Future Work Aug.13, 2005 VDAT05: Doshi and Agrawal

C17 - ISCAS85 Benchmark Circuit Motivation ATPG Tests Hitec1 10 Fastest2 7 Gentest3 a x b c y d e C17 - ISCAS85 Benchmark Circuit Minimum 4 1 T. M. Niermann and J. H. Patel, “HITEC: A Test Generation Package for Sequential Circuits,” Proc. European Design Automation Conference, Feb. 1991, pp. 214-218. 2 T. P. Kelsey, K. K. Saluja, and S. Y. Lee, “An Efficient Algorithm for Sequential Circuit Test Generation,” IEEE Trans. Computers, vol. 42, no. 11, pp. 1361-1371, Nov. 1993. 3 W. T. Cheng and T. J. Chakraborty, “Gentest: An Automatic Test Generation System for Sequential Circuits,” Computer, vol. 22, no. 4, pp. 43–49, April 1989. Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Fault Classification Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Definitions Independent Faults4: Two faults are independent if and only if they cannot be detected by the same test vector. Concurrently-Testable Faults: Two faults that neither have a dominance relationship nor are independent, are defined as concurrently-testable faults. 4 S. B. Akers, C. Joseph, and B. Krishnamurthy, “On the role of Independent Fault Sets in the Generation of Minimal Test Sets,” in Proc. International Test Conf., 1987, pp. 1100-1107. Aug.13, 2005 VDAT05: Doshi and Agrawal

Structural Independences sa1 sa1 sa0 sa1 sa1 sa0 sa1 sa1 sa1 sa0 sa0 sa0 sa1 sa0 sa1 sa0 sa0 sa0 sa1 sa0 Aug.13, 2005 VDAT05: Doshi and Agrawal

Implied Independences Equivalence implied independence: If two faults are equivalent then all faults that are independent of one fault are also independent of the other fault. Dominance implied independence: If one fault dominates a second fault then all faults that are independent of the first fault are also independent of the second fault. Aug.13, 2005 VDAT05: Doshi and Agrawal

Functional Independences Aug.13, 2005 VDAT05: Doshi and Agrawal

C17 - ISCAS85 Benchmark Circuit Example Circuit 2-1 4-1 a x 5-1 1-1 b 3-1 7-1 c 11-1 y d 6-1 10-1 9-1 e 8-1 C17 - ISCAS85 Benchmark Circuit 5 R. K. K. R. Sandireddy and V. D. Agrawal, “Diagnostic and Detection Fault Collapsing for Multiple Output Circuits," in Proc. Design, Automation and Test in Europe (DATE) Conf., Mar. 2005, pp. 1014 - 1019. Aug.13, 2005 VDAT05: Doshi and Agrawal

Independence Matrix and Graph F 1 2 3 4 5 6 7 8 9 10 11 Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Clique A clique is defined as a fully-connected subgraph, i.e., a subgraph in which every node is connected to every other node. A lower bound on the number of tests required to cover all faults of an irredundant combinational circuit is given by the size of the largest clique of the independence graph. Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Cliques Aug.13, 2005 VDAT05: Doshi and Agrawal

Degree of Independence This is the number of edges attached to the fault node and is computed for the ith fault by adding all the elements of either the ith row or the ith column of the independence matrix. DI (ith fault) = Σ xij = Σ xji N N j=1 i=1 Aug.13, 2005 VDAT05: Doshi and Agrawal

Degree of Independence Fault 1 2 3 4 5 6 7 8 9 10 11 DI Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Similarity Metric Similarity Metric: This is a measure defined for a pair of faults that determines how similar they are in their independence and concurrent-testability with respect to the entire fault set of the circuit. SIM (fault-i, fault-j) = Nxij + (1-xij) Σ |xik-xjk| N k=1 Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Similarity Metrics Fault 1 2 3 4 5 6 7 8 9 10 11 Aug.13, 2005 VDAT05: Doshi and Agrawal

Independence Collapsing Fault 1 3 5 8 9 11 7 2 4 6 10 DI Aug.13, 2005 VDAT05: Doshi and Agrawal

Independence Collapsing F 1 3 5 8 9 11 7 2 4 6 10 11 4 11 3 1,8 1 5,11,7 5,11 5 3,9,2 3,9 3 4,6,10 4,6 4 11 4 6 Similarity index for fault F for each existing node i: Max. SIM (F, kth fault of node i) where k = 1…..K, and K is number of faults in node i. Aug.13, 2005 VDAT05: Doshi and Agrawal

Concurrent test generation for C17 2-1 4-1 a x 5-1 1-1 b 3-1 7-1 c 11-1 y d 6-1 10-1 9-1 Fault Targets Test (a b c d e) 1,8 10010 3,9,2 01111 5,11,7 X1010 4,6,10 10101 e 8-1 Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Results (ALU – 74181) Node Number of faults Test vectors no. Total Targeted Detected from Cumulative this node other nodes coverage 1 5 6 11 01001111010001 2 3 16 01001111110101 8 7 26 01011101000001 4 32 101x0101010000 39 10100101011000 47 11111000001001 54 11100000100000 14 66 11100110101011 9 72 10010100110101 10 77 1x101011101100 81 01010000101100 12 84 1x011110001100 Aug.13, 2005 VDAT05: Doshi and Agrawal

Conclusions and Future Work Faults are reclassified into four classes: Equivalent Dominant Independent Concurrently-testable (also called compatible in the literature) A new fault collapsing algorithm based on Independent Faults is introduced. This algorithm frequently collapses the graph into a minimal clique. This work motivates the need for ATPG algorithms for concurrent fault targets. The problem of completely determining all edges of the independence graph is complex. The algorithm needs to be extended for incompletely – specified independence graph. Aug.13, 2005 VDAT05: Doshi and Agrawal

VDAT05: Doshi and Agrawal Thank You! Aug.13, 2005 VDAT05: Doshi and Agrawal