Modeling and the simulator of Digital Circuits in Object-Oriented Programming Stefan Senczyna Department of Fundamentals of Technical Systems The Silesian.

Slides:

Advertisements

Similar presentations

Chapter 3 Gate-Level Minimization

Advertisements

Chapter #8: Finite State Machine Design 8

ENEL111 Digital Electronics

ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

Give qualifications of instructors: DAP

S Y S T E M S E N G I N E E R I N G.

CSE 341 Verilog HDL An Introduction. Hardware Specification Languages Verilog  Similar syntax to C  Commonly used in  Industry (USA & Japan) VHDL 

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.

Background information Formal verification methods based on theorem proving techniques and modelchecking –to prove the absence of errors (in the formal.

CS 151 Digital Systems Design Lecture 37 Register Transfer Level

CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.

Hardware Description Languages Drawing of circuit schematics is not practical for circuits containing more than few tens of gates. We need a way to just.

4/10/20081 Lab 9 RT methodology introduction Register operations Data Path Control Path ASM Example TA: Jorge Crichigno.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Figure 5–1 An example of AND-OR logic. Open file F05-01 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,

(1) Modeling Digital Systems © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

System Analysis Overview Document functional requirements by creating models Two concepts help identify functional requirements in the traditional approach.

Ch.2 Part A: Requirements, State Charts EECE **** Embedded System Design.

Digital Computer Design Fundamental

CSET 4650 Field Programmable Logic Devices

Using Mathematica for modeling, simulation and property checking of hardware systems Ghiath AL SAMMANE VDS group : Verification & Modeling of Digital systems.

TOPIC : Introduction to Functional Modeling UNIT 1: Modeling Digital Circuits Module 1 : Functional Modeling.

Chapter 2: Fundamentals of Digital Electronics Dr Mohamed Menacer Taibah University

CHAPTER ONE Problem Solving and the Object- Oriented Paradigm.

SOFTWARE DESIGN.

1 H ardware D escription L anguages Modeling Digital Systems.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.

1 UML Basic Training. UML Basic training2 Agenda  Definitions: requirements, design  Basics of Unified Modeling Language 1.4  SysML.

Procedures for managing workflow components Workflow components: A workflow can usually be described using formal or informal flow diagramming techniques,

Modeling Component-based Software Systems with UML 2.0 George T. Edwards Jaiganesh Balasubramanian Arvind S. Krishna Vanderbilt University Nashville, TN.

Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.

Module 1.2 Introduction to Verilog

Computing and SE II Chapter 9: Design Methods and Design Models Er-Yu Ding Software Institute, NJU.

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

ECE-C662 Lecture 2 Prawat Nagvajara

1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.

Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.

Finite State Machines (FSM) OR Finite State Automation (FSA) - are models of the behaviors of a system or a complex object, with a limited number of defined.

VHDL Discussion Subprograms IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.

Formal Verification. Background Information Formal verification methods based on theorem proving techniques and modelchecking –To prove the absence of.

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.

ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.

OBJECT-ORIENTED TESTING. TESTING OOA AND OOD MODELS Analysis and design models cannot be tested in the conventional sense. However, formal technical reviews.

Processor Organization and Architecture Module III.

Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.

TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.

1 Lecture 1: Verilog HDL Introduction. 2 What is Verilog HDL? Verilog Hardware Description Language(HDL)? –A high-level computer language can model, represent.

Adapted from Krste Asanovic

Combinational Logic Design

ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.

Figure 5. 1 An example of AND-OR logic

Hardware Description Languages

Structural style Modular design and hierarchy Part 1

CS341 Digital Logic and Computer Organization F2003

ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch

VHDL Discussion Subprograms

VHDL Structural Architecture

VHDL Discussion Subprograms

How do you achieve deterministic concurrent simulation.

Hardware Modeling & Synthesis Using VHDL

Digital Designs – What does it take

Digital Circuits for Photon-Counting Pixel Detectors

Presentation transcript:

Modeling and the simulator of Digital Circuits in Object-Oriented Programming Stefan Senczyna Department of Fundamentals of Technical Systems The Silesian University of Technology

1. Digital system a digital system is an image of connected elements and modules of hardware, logical functions, a schema, a hardware description gives ‘an image of hardware’, which regard formal, structural, behavioral aspects of digital systems, the definition of VHDL is consequently extended, what makes the VHDL as an reference for HDL’s.

2. Object modeling of digital systems 2.1 Mapping of a digital system structure assuming, a digital system is a structure of connected modules, the structure can map an object model, using object-modeling technique, the base of an object model is hierarchy of classes, hierarchy of classes defines semantics of the object model,

2.1 Mapping of a digital system structure assuming, the model of a digital system contains objects, which are derived from a class ‘digital system’, then an example of hierarchy of classes presents the diagram: System Module B Connection Module A in object modeling of digital systems every case of a digital system has a structure, an equivalent classes hierarchy maps the structure,

2.3 Goals of object modeling the mapping of digital system structure and properties, the simulator of a digital system, using assumptions: –an object model of the digital system is an instance of reactive automaton, –behavior of the digital system defines a sequences of inputs and outputs transactions, –a transition function of the automaton is the ‘delay’, –the definition of semantics of the simulator.

3. Creating an object model for digital system 3.1 Assumptions to the model a digital system is an image of hardware, divided to layers: –data flows between modules, –register transfer data, –logical signals flows, the object model is an equivalent of the VHDL description in sense of reactive automaton.

3.2 An object model of the digital system layers of digital system are classes, connections, elements, modules are objects, physical properties of hardware map properties of objects an example of the model presents the diagram: System AB Module A Module B Connection A-B Connection

3.2 An object model of the digital system the digital system model is created in object-oriented programming digitalsystem Module_A namespace simulator { public class digitalsystem { public module_A m1; public digitalsystem () { m1 = new module_A (); } public class module_1 { public module_A () { }

3.3 The simulator of the digital system assumptions: –the object model is constrained to the layer of logical signals flows, –a layer of logical signals flows contains of modules and connections, –an object model is built from objects of the module type and the connection type, –each object of type ‘module’ includes a method ‘simulator’, regarding the ‘system’ is a type ‘module’, –each method of the simulator implements an event- driven algorithm

3.3 The simulator of the digital system System AB Module AModule B Connection AB Connection Simulator B Simulator A Simulator AB

3.3 The simulator of the digital system an implementation: –the implementation is decomposed to a set of methods, –the method ‘simulator AB’ include the method ‘simulator A, and the method ‘simulator A’, –a formula: ‘if simulator A and simulator B then simulator A-B’ defines the decomposition Simulator A Simulator B Simulator AB

4. Components generator the decomposition is created for the object model of a digital system, a set of rules produces a decomposition, a set of rules is a components generator.