Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon,

Slides:

Advertisements

Similar presentations

Embedded Systems Laboratory and Electrical Engineering Department Informatics Institute and Engineering School Federal University of Rio Grande do Sul.

Advertisements

PhD Student: Carlos Arthur Lang Lisbôa Advisor: Luigi Carro VLSI-SoC PhD Forum Low overhead system level approaches to deal with multiple and long.

Programa de Pós-Graduação em Computação Instituto de Informática Universidade Federal do Rio Grande do Sul Porto Alegre – RS – Brazil Semana Acadêmica.

Barcelona Forum on Ph.D. Research in Communications, Electronics and Signal Processing 21st October 2010 Soft Errors Hardening Techniques in Nanometer.

IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©

EET260 Introduction to digital communication

ADDER, HALF ADDER & FULL ADDER

10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.

Analog-to-Digital Converter (ADC) And

Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.

Single Event Upsets in Digital VLSI Circuits EYES Summer Internship Program 2007 University of New Mexico Vinay Jain Dr. Payman Zarkesh-Ha Final Year Undergraduate.

Radiation Tolerant Circuitry. Project Objective In order to improve the reliability of deep sub-micron digital designs, especially for the electrical.

LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.

5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.

Analog to Digital Converters (ADC) 2 ©Paul Godin Created April 2008.

Lecture 9: D/A and A/D Converters

Verification of Mixed-Signal Systems with Range Based Signal Representations Michael Kärgel, Markus Olbrich, Erich Barke.

Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &

1 Analog-to-digital converter Prepared by: Selah al-Battah Mohammed Al-khabbaz Atiyah Alnakhli Ali Dumyati.

1 A Design Approach for Radiation-hard Digital Electronics Rajesh Garg Nikhil Jayakumar Sunil P Khatri Gwan Choi Department of Electrical and Computer.

Weikang Qian Ph.D. Candidate Electrical & Computer Engineering

Parallel Adder Recap To add two n-bit numbers together, n full-adders should be cascaded. Each full-adder represents a column in the long addition. The.

Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.

Squaring Function Squaring Function Zehavit Trachtenberg Ido Dinerman Barak Cohen.

CSE-221 Digital Logic Design (DLD)

Carlos Arthur Lang Lisbôa, Luigi Carro, Erika Cota ETS 2005 RobOps - Arithmetic Operators for Future Technologies Future technologies, bellow 90nm, will.

2. Introduction to Redundancy Techniques Redundancy Implies the use of hardware, software, information, or time beyond what is needed for normal system.

Carlos Arthur Lang Lisbôa, Luigi Carro DATE EDAA PhD Forum Dealing with Multiple Simultaneous Faults in Future Technologies INFORMÁTICA Universidade.

Section 10.3 Logic Gates.

Carlos Arthur Lang Lisbôa, Erik Schüler, Luigi Carro SRC TechCon 2005 Dealing with Multiple Simultaneous Faults in Future Technologies in Future Technologies.

Computer ArchitectureFall 2008 © August 25, CS 447 – Computer Architecture Lecture 3 Computer Arithmetic (1)

Carlos Arthur Lang Lisbôa, Erik Schüler, Luigi Carro SRC TechCon 2005 Dealing with Multiple Simultaneous Faults in Future Technologies in Future Technologies.

DIGITAL ELECTRONICS CIRCUIT P.K.NAYAK P.K.NAYAK ASST. PROFESSOR SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY.

Copyright 2008 Koren ECE666/Koren Part.6a.1 Israel Koren Spring 2008 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer.

Computer Arithmetic Integers: signed / unsigned (can overflow) Fixed point (can overflow) Floating point (can overflow, underflow) (Boolean / Character)

Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

1 Fault-Tolerant Computing Systems #2 Hardware Fault Tolerance Pattara Leelaprute Computer Engineering Department Kasetsart University

Computer Networks Digitization. Spring 2006Computer Networks2 Transfer of an Analog Signal  When analog data (voice, pictures, video) are transformed.

Introduction to Adaptive Digital Filters Algorithms

By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.

Instituto de Informática and Dipartimento di Automatica e Informatica Universidade Federal do Rio Grande do Sul and Politecnico di Torino Porto Alegre,

HYBRID COMPUTATION WITH SPIKES Rahul Sarpeshkar Robert J. Shillman Associate Professor MIT Electrical Engineering and Computer Science Banbury Sejnowski.

CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

SiLab presentation on Reliable Computing Combinational Logic Soft Error Analysis and Protection Ali Ahmadi May 2008.

Lecture 15: Digital to Analog Converters Lecturers: Professor John Devlin Mr Robert Ross.

A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo

SET Fault Tolerant Combinational Circuits Based on Majority Logic

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Computer Architecture Lecture 32 Fasih ur Rehman.

Using Memory to Cope with Simultaneous Transient Faults Authors: Universidade Federal do Rio Grande do Sul Programa de Pós-Graduação em Engenharia Elétrica.

Eduardo L. Rhod, Álisson Michels, Carlos A. L. Lisbôa, Luigi Carro ETS 2006 Fault Tolerance Against Multiple SEUs using Memory-Based Circuits to Improve.

1 Fundamentals of Computer Science Combinational Circuits.

Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.

ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.

Paper by F.L. Kastensmidt, G. Neuberger, L. Carro, R. Reis Talk by Nick Boyd 1.

Task 2: Define digital and analogue signals

Chandrasekhar 1 MAPLD 2005/204 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan.

MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.

CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION

VLSI Testing Lecture 5: Logic Simulation

MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.

Vishwani D. Agrawal Department of ECE, Auburn University

Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &

Arithmetic Operators Robust to Multiple Simultaneous Upsets

Sequential circuits and Digital System Reliability

Analog-to-digital converter

CHAPTER 69 NUMBER SYSTEMS AND CODES

Presentation transcript:

Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon, USA Dealing with Multiple Simultaneous Faults in Future Technologies Carlos A. L. LisbôaErik Schüler Luigi Carro

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Why Multiple Simultaneous Faults ? Future technologies (2010 and beyond) very small transistors and fewer electrons to form the channel (  SETs) transient pulses due to radiation attack will last longer than the propagation delays of gates devices will be more sensitive to the effects of electromagnetic noise, neutrons and alpha particles

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Single Event Upset Origin

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Why Should One Study Multiple Faults ? Change in paradigm: Gates will behave statistically, producing correct outputs only a fraction of the time.

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # New paradigm: multiple simultaneous faults new fault tolerance techniques will be required (TMR will no longer provide enough protection) How to Deal with Multiple Faults ?

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # New paradigm: multiple simultaneous faults new fault tolerance techniques will be required (TMR will no longer provide enough protection) How to deal with this problem ? new materials and manufacturing technologies must be developed OR new design approaches must be taken How to Deal with Multiple Faults ?

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # New paradigm: multiple simultaneous faults new fault tolerance techniques will be required (TMR will no longer provide enough protection) How to deal with this problem ? How to Deal with Multiple Faults ? new design approaches must be taken (our bet !)

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Research Approaches Use of stochastic operators Use of bit stream operators Ensuring voter reliability to use n-MR while dealing with multiple simultaneous faults Next steps: time frame

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Research Evolution OK for some DSP Applications Looking for more speed Stochastic Operators Small footprint and fast Tolerant to multiple faults in n-MR solutions Analog Voter Bit Stream Operators Looking for tolerant converter

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Stochastic Operators SEU induced transient errors are of random nature

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Stochastic Operators SEU induced transient errors are of random nature Stochastic operators rely on randomness to produce approximate results

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Stochastic Operators SEU induced transient errors are of random nature Stochastic operators rely on randomness to produce approximate results The injection of random faults in the input signals processed by stochastic operators did not impact the precision of the results 0 faults 2 faults 4 faults8 faults Stochastic Adder Conventional % Errors in 1,000 additions

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Stochastic Operators SEU induced transient errors are of random nature Stochastic operators rely on randomness to produce approximate results The injection of random faults in the input signals processed by stochastic operators did not impact the precision of the results Several application areas (DSP) can deal with approximate values and still produce acceptable results (outputs)

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Stochastic Operators Benefit: reduced area of the operators Stochastic multiplier circuit Stochastic Adder Circuit S1S1 S3S3 Sum S2S2

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Stochastic Operators How does it work ? Come and see the posters ! No free drinks, but the answer to this question is granted !

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Bit Stream Operators Computation principles similar to those of the stochastic adder and multiplier

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Bit Stream Operators Computation principles similar to those of the stochastic adder and multiplier Operators can produce bit streams which represent the exact results of the operation Proposed Multiplication Algorithm - bit stream product (the count of 1’s in the stream is equal to the product value) F x F F1 2 F2 0. F1 1 F2 0. F1 0 F2 1. F1 2 F2 1. F1 1 F2 1. F1 0 F2 2. F1 2 F2 2. F1 1 F2 2. F1 0 b48.. b33b32.. b17b16.. b5b4.. b1b0

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # b48.. b48 b47.. b47... b0.. b times 8 times 8 times +4 total count of 1’s = 8 * product + 4 Using Bit Stream Operators Computation principles similar to those of the stochastic adder and multiplier Operators can produce bit streams which represent the exact results of the operation Redundancy is added to the bit streams in order to stand to multiple bit flips Adding robustness to the bit stream through redundancy

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Bit Stream Operators Computation principles similar to those of the stochastic adder and multiplier Operators can produce bit streams which represent the exact results of the operation Redundancy is added to the bit streams in order to stand to multiple bit flips Conversion of bit streams to binary coded values is delayed as much as possible, and conversion circuits must use TMR or n-MR for protection against faults

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Bit Stream Operators Computation principles similar to those of the stochastic adder and multiplier Operators can produce bit streams which represent the exact results of the operation Redundancy is added to the bit streams in order to stand to multiple bit flips Conversion of bit streams to binary coded values is delayed as much as possible, and conversion circuits must use TMR or n- MR for protection against faults Issues to be further investigated: size of bit streams and area of the conversion circuits

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Using Bit Stream Operators No free food, but some more info on this subject will be provided ! How does it work ? Come and see the posters !

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # VOTERVOTER correct output What is Wrong with TMR ? TMR protects only against single faults in one of the modules Module 1 Module 2 Module 3 correct output

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Module 2 wrong output What is Wrong with TMR ? Module 1 Module 3 correct output VOTERVOTER TMR protects only against single faults in one of the modules

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Module 2 correct output What is Wrong with TMR ? TMR does not protect against double faults in different modules Module 1 Module 3 wrong output VOTERVOTER

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # VOTERVOTER correct output What is Wrong with TMR ? When a single fault occurs in the voter circuit, the voter output may be wrong Module 1 Module 2 Module 3 correct output

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # VOTERVOTER correct output ? What is Wrong with TMR ? Module 1 Module 2 Module 3 correct output When a single fault occurs in the voter circuit, the voter output may be wrong

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Making TMR (n-MR) more reliable Known solutions imply in area, performance and / or power penalties deadlock: how to protect the output generator ?

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Making TMR (n-MR) more reliable Known solutions imply in area, performance and / or power penalties deadlock: how to protect the output generator ? Proposed solution: use TMR to cope with single faults in the modules

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Making TMR (n-MR) more reliable Known solutions imply in area, performance and / or power penalties deadlock: how to protect the output generator ? Proposed solution: use TMR to cope with single faults in the modules replace the digital voter by an analog voter that uses a comparator to generate the output

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Known solutions imply in area, performance and / or power penalties deadlock: how to protect the output generator ? Proposed solution: use TMR to cope with single faults in the modules replace the digital voter by an analog voter that uses a comparator to generate the output can support some noise, nevertheless producing the correct result Making TMR (n-MR) more reliable

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # The Analog Voter

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Injection of faults in the comparator (*) Minimum Area Comparator (*) using CMOS 0.35µm

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Electrical Simulation: Multiple Faults (SPICE and CMOS 0.35  m)

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Dealing with Multiple Simultaneous Faults: n-MR The Analog Voter with 5 Inputs (for 5-MR)

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Dealing with Multiple Simultaneous Faults: n-MR The Analog Voter with 5 Inputs (for 5-MR) Simulations with injection of 2 simultaneous faults also succeeded

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # The Analog Voter... Oops ! Does this work ???

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Let’s see the posters ! The Analog Voter

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Future Work - Short Term ( ) use of signal redundancy with other number representation forms, such as Sigma-Delta

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Future Work - Short Term ( ) use of signal redundancy with other number representation forms, such as Sigma-Delta use of the analog voter as an efficient way to implement robust n-MR circuits

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Future Work - Short Term ( ) use of signal redundancy with other number representation forms, such as Sigma-Delta use of the analog voter as an efficient way to implement robust n-MR circuits investigate the application of statistical methods and neural networks to the design of fault tolerant circuits with minimum redundancy

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Future Work - Long Term ( ) use of logic properties to develop signal redundancy with low cost

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Future Work - Long Term ( ) use of logic properties to develop signal redundancy with low cost apply the developed techniques to actual processors w/ DSP and VLIW architectures

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Future Work - Long Term ( ) use of logic properties to develop signal redundancy with low cost apply the developed techniques to actual processors with DSP and VLIW architectures discuss the architectural impact of new technologies together with fault tolerance

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Research Evolution Stochastic Operators Analog Voter Bit Stream Operators previous work ( )

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Research Evolution Stochastic Operators Analog Voter Bit Stream Operators Sigma Delta previous work ( )

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Research Evolution Stochastic Operators Analog Voter Bit Stream Operators Sigma Delta Logic Properties previous work ( )

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Low cost redundancy Research Evolution Stochastic Operators Analog Voter Bit Stream Operators Sigma Delta Logic Properties previous work ( )

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Application to actual DSP and VLIW processors Low cost redundancy Research Evolution Stochastic Operators Analog Voter Bit Stream Operators Sigma Delta Logic Properties DSP / VLIW previous work ( )

Carlos A. L. Lisbôa SRC TechCon October, 26, Paper # Questions ? Looking forward to answer them at the poster booth! (# 20.4) Contact: Thank You ! No free anything, but a nice chat about these matters will be a pleasure !