Component Symbols process Thread Auto-sized with text label Processor Memory System data Device bus Threadgroup subprogram.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,
PowerPoint Presentation What is it and how do you create one Ms Russell November 2004.
Clare Smtih SHARC Presentation1 The SHARC Super Harvard Architecture Computer.
Chapter Three: Interconnection Structure
3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.
Communications Room: Router/WAP, Switch, Server, Patch Panel Communications Room: Router/WAP, Switch, Server, Patch Panel Hard-wired Ethernet Ports… Site.
COE 405 VHDL Basics Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh Computer Engineering.
S04: MSP430 Microarchitecture
ComS 512 Project John Altidor Michelle Ruse Jonathan Schroeder.
 The central processing unit (CPU) interprets and executes instructions.  The “brains” of the computer.  The speed of the processor is how fast it.
Sponsored by the U.S. Department of Defense © 2005 by Carnegie Mellon University 1 Pittsburgh, PA Architecture Analysis & Design Language (SAE.
Winter 2007SEG2101 Chapter 41 Chapter 4 SDL – Structure and Behavior.
Architecture Modeling and Analysis for Embedded Systems Oleg Sokolsky CIS700 Fall 2005.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
Intro Test 2 – Chapters 3,4 & Word Sample Questions SPRING 2005.
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
Introduction to Systems Architecture Kieran Mathieson.
Figure 1.1 Interaction between applications and the operating system.
Skills: none Concepts: application, network versus stand-alone application, client, server, application versus system program This work is licensed under.
1 I/O Management in Representative Operating Systems.
The Design of Robust and Efficient Microkernel ManRiX, The Design of Robust and Efficient Microkernel Presented by: Manish Regmi
Module I Overview of Computer Architecture and Organization.
Cortex-M3 Debugging System
Hardware specifications. Hard drive The hard drive is what stores all your data. It houses the hard disk, where all your files and folders are physically.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Inside the Computer Ms. Rocío Acevedo September 2006.
2 Systems Architecture, Fifth Edition Chapter Goals Discuss the development of automated computing Describe the general capabilities of a computer Describe.
3-1 Digital I/O A group of I/O pins is called a PORT  A port is where data enters/leaves the system. Digital I/O pins are usually grouped into 8,16 or.
John D. McGregor Module 3 Session 2 AADL
Managing Your Cross-Platform Data Keynote: The Power of 64 Speaker Name Here Date.
Using AADL to Model a Protodol Stack Didier Delanote, Stefan Van Baelen, Wouter Joosen and Yolande Berbers Katholieke Universiteit Leuven.
CPSC 875 John D. McGregor C10 – Physical architecture.
Chapter 2 Operating System Overview
1 AADL Architectural Analysis and Design Language Jason Mowry UW-Platteville Undergraduate Software Engineering.
SIGAda, Atlanta, nov’05 1/20 Scheduling and Memory requirements analysis with AADL F. Singhoff, J. Legrand, L. Nana, L. Marcé University of Brest, France.
I/O management is a major component of operating system design and operation Important aspect of computer operation I/O devices vary greatly Various methods.
Supporting Runtime Reconfiguration on Network Processors Kevin Lee Lancaster University
Section one revision:1. Computer Systems To be able to Identify and describe computer systems To demonstrate an understanding of the Central Processing.
10-Sep Fall 2001: copyright ©T. Pearce, D. Hutchinson, L. Marshall Sept Recall Objective: understand computers at machine level interested.
CPSC 372 John D. McGregor Module 3 Session 1 Architecture.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
Josh Ruggiero CSE 420 – April 23 rd  MCH – Memory Controller Hub  Bridges connection from CPU to RAM and Video Bus (AGP/PCI-X)  Connects to South.
1 Dealing with AADL End-to-end Flow Latency in UML MARTE AOSTE INRIA/I3S Sophia Antipolis, France S-Y. Lee, F. Mallet, R. de Simone.
CPSC 871 John D. McGregor Module 3 Session 2 AADL.
Hardware/Software Basics Test
Academic PowerPoint Computer System – Architecture.
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Chapter 5A Transforming Data Into Information.
PCI Buses Peripheral Component Interconnect Interface.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Architecture Analysis and Design Language: An Overview Drew Gardner.
Hardware Lesson 2 Computer Components. Power supply (the heart) Takes electricity from the wall outlet and converts it into a current that works for the.
Input/Output Organization III: Commercial Bus Standards CE 140 A1/A2 20 August 2003.
Chapter 1: How are computers organized?. Software, data, & processing ? A computers has no insight or intuition A computers has no insight or intuition.
3/22 How a Bus Works. Roll Call Lecture: –general traces addresses sizes types –How a PCI bus works.
System Programming Basics Cha#2 H.M.Bilal. Operating Systems An operating system is the software on a computer that manages the way different programs.
Architecture Description Languages (ADLs) Cf. Architecture Analysis and Design Languages.
Hardware/Software Basics Test Get out your DIY Test Review.
CS 1410 Intro to Computer Tecnology Computer Hardware1.
Peripherals on or near an edge or constituting an outer boundary; the outer area; "Russia's peripheral provinces"; "peripheral suburbs" (computer science)
A Brief Introduction to Architectural Modeling Using AADL and Collaborative, Adaptive Cruise Control John D. McGregor Roselane S. Silva.
Simulator of an Asynchronous Distributed System
Information Technology Unit State Treasury Agency Ministry of Finance Azerbaijan Republic Elnur Aliev Baku April 11, 2018.
Tips Need to Consider When Organizing a College Event
Comparison of AMD64, IA-32e extensions and the Itanium architecture
CNT 4007C Project 2 Good morning, everyone. In this class, we will have a brief look at the project 2. Project 2 is basically the same with project 1.
ماجستير إدارة المعارض من بريطانيا
Peano Trees, Data Striping, and Distributed Computing
Label Name Label Name Label Name Label Name Label Name Label Name
Presentation transcript:

Component Symbols process Thread Auto-sized with text label Processor Memory System data Device bus Threadgroup subprogram

Scalable Symbols processor memory device bus ThreadGroup ProcessThread Data Subprogram System

Relations, Bindings, Modes Implements extends Processor Binding Memory Binding Connection Binding 5ms Periodic thread Aperiodic thread B Background thread 5ms Sporadic thread mode1 mode2 fast Modes and Transitions

Port, Subprogram, Connection Graphics data port Ports & Subprograms Delayed connection out in in out Event port Event data port Subprogram as data type method Immediate connection method server Server subprogram as Thread entrypoint port group data access bus access access connection