CIS429.S00: Lec7- 1 Instruction Set Architectures (cont) History Addressing Modes --> Types of Instructions --> Encoding Instructions --> DLX Instruction.

Slides:

Advertisements

Similar presentations

Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.

Advertisements

CEG3420 Lec2.1 ©UCB Fall 1997 ISA Review CEG3420 Computer Design Lecture 2.

1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.

Lecture 3: Instruction Set Principles Kai Bu

EECC551 - Shaaban #1 Lec # 2 Fall Instruction Set Architecture (ISA) “... the attributes of a [computing] system as seen by the programmer,

1 Today’s lecture  Last lecture we started talking about control flow in MIPS (branches)  Finish up control-flow (branches) in MIPS —if/then —loops —case/switch.

The University of Adelaide, School of Computer Science

1 Review Chpt 2 and 3 Five components of a computer Input Output Memory Arithmetic & Logic Unit (ALU) Control Two types of information Data and instruction.

CIS429.S00: Lec6- 1 Addressing Modes There are a variety of ways a machine instruction can specify an address in memory. Effective address - the actual.

COMP381 by M. Hamdi 1 Instruction Set Architectures.

Execution of an instruction

Computer Architecture Lecture 5 Design Decisions for a 64-bit RISC Architecture Source of almost all Slide: Text Book.

CIS429/529 ISA - 1 Instruction Set Architectures Classification Addressing Modes Types of Instructions Encoding Instructions MIPS64 Instruction Set.

Classifying Instruction Set Architectures

Memory - Registers Instruction Sets

S. Barua – CPSC 440 CHAPTER 2 INSTRUCTIONS: LANGUAGE OF THE COMPUTER Goals – To get familiar with.

COMP3221: Microprocessors and Embedded Systems

Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map

What is an instruction set?

1 RISC Machines l RISC system »instruction –standard, fixed instruction format –single-cycle execution of most instructions –memory access is available.

Pentium Addressing Modes

QuadCore Team – DLX ISA David Bild Greg Bok Jake Czyz Brandon Keao.

CSE378 MIPS ISA1 MIPS History MIPS is a computer family –R2000/R3000 (32-bit); R4000/4400 (64-bit); R8000; R10000 (64-bit) etc. MIPS originated as a Stanford.

Machine Instruction Characteristics

1 Copyright © 2011, Elsevier Inc. All rights Reserved. Appendix A Authors: John Hennessy & David Patterson.

1 Appendix B Classifying Instruction Set Architecture Memory addressing mode Operations in the instruction set Control flow instructions Instruction format.

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CS-334: Computer.

COSC 2021: Computer Organization Instructor: Dr. Amir Asif Department of Computer Science York University Handout # 5 Unsigned integer and floating point.

Memory and Addressing How and Where Information is Stored.

Classifying GPR Machines TypeNumber of Operands Memory Operands Examples Register- Register 30 SPARC, MIPS, etc. Register- Memory 21 Intel 80x86, Motorola.

Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.

Computer Architecture and Organization

Computer Architecture EKT 422

Lecture 04: Instruction Set Principles Kai Bu

EEL5708/Bölöni Lec 8.1 9/19/03 September, 2003 Lotzi Bölöni Fall 2003 EEL 5708 High Performance Computer Architecture Lecture 5 Intel 80x86.

Computer Organization Rabie A. Ramadan Lecture 3.

MIPS Instructions Instructions: Language of the Machine

Processor Design CT101 – Computing Systems. Content GPR processor – non pipeline implementation Pipeline GPR processor – pipeline implementation Performance.

Group # 3 Jorge Chavez Henry Diaz Janty Ghazi German Montenegro.

MIPS Instruction Set Architecture Prof. Sirer CS 316 Cornell University.

Computer Organization Instructions Language of The Computer (MIPS) 2.

Oct. 11, 2000Machine Organization1 Machine Organization (CS 570) Lecture 3: Instruction Set Principles and Examples * Jeremy R. Johnson Wed. Oct. 11, 2000.

Lecture 6: Instruction Set Architecture Computer Engineering 585 Fall 2001.

“Today, less than $500 will purchase a personal computer that has more performance, more main memory, and more disk storage than a computer bought in.

Instruction Set Principles

CS203 – Advanced Computer Architecture

Computer Architecture Instruction Set Architecture

MIPS Instruction Set Advantages

COMP2121: Microprocessors and Interfacing

A Closer Look at Instruction Set Architectures: Expanding Opcodes

Lecture 04: Instruction Set Principles

Instruction Set Architecture

Appendix A Classifying Instruction Set Architecture

MIPS Instructions.

MIPS History MIPS is a computer family

EECS 362 – Presentation One

Chapter 9 Instruction Sets: Characteristics and Functions

MIPS History MIPS is a computer family

Computer Instructions

Chapter 2. Instruction Set Principles and Examples

Instruction Set Principles

MIPS Instruction Set Architecture

MIPS History MIPS is a computer family

CS501 Advanced Computer Architecture

Computer Organization

Chapter 10 Instruction Sets: Characteristics and Functions

Presentation transcript:

CIS429.S00: Lec7- 1 Instruction Set Architectures (cont) History Addressing Modes --> Types of Instructions --> Encoding Instructions --> DLX Instruction Set

CIS429.S00: Lec7- 2 Types of instructions (by operation ) arithmetic/logical data movement control floating point decimal string graphics

CIS429.S00: Lec7- 3 Top ten 80x86 instructions

CIS429.S00: Lec7- 4 Control flow instructions conditional branchesBEQZ HOME unconditional branches or jumps JMP ROPE procedure call procedure return Target of the branch can be specified as explicit directJMP ROPE explicit indirectJMP (R1) displacementJMP 100(R2) PC relative JMP 100(PC)

CIS429.S00: Lec7- 5 Use of branches in benchmarks

CIS429.S00: Lec7- 6 Displacements used in branches x axis gives number of bits 5-6 bits captures most of the displacements

CIS429.S00: Lec7- 7 Instruction encoding issues total size(s) of instructions (halfword, word, doubleword) number of fields, number of operands number of bits for each field Dependent on: number of registers types of instructions (operations) addressing modes etc.

CIS429.S00: Lec7- 8 Basic varieties of instruction encoding: variable, fixed, hybrid

CIS429.S00: Lec7- 9 DLX Architecture Registers bit general purpose registers R0, R1, R2 ….. R bit floating points registers single precision F0, F1, … F31 double precision F0, F2, … F30 (even-odd pairs)

CIS429.S00: Lec7- 10 DLX Architecture (cont) Data types Integer data types byte (8 bits), halfword (16 bits), word (32 bits) Floating point data types (IEEE 754) single precision (32 bits) double precision (64 bits)

CIS429.S00: Lec7- 11 DLX Architecture (cont) Addressing modes (looks like four, only two) Immediate - 16 bits ADD R1, R2,#3 Displacement - 16 bits LW R1,30(R2) Registered deferred/indirect - use 0 displacement LW R1,0(R2) Absolute - use R0 as the base, R0 = 0 LW R1,508(R0)

CIS429.S00: Lec7- 12 DLX Instruction Format

CIS429.S00: Lec7- 13 Deciphering DLX notation LW R1,30(R2) Regs[R1] <-- 32 Mem[30 + Regs[R2]] LH R1,40(R3) Regs[R1] <-- 32 (Mem[40 + Regs[R3] 0 ) ## Mem[40 + Regs[R3]] ## Mem[41 + Regs[R3]] Load halfword Duplicate the sign bit, concatenate with the byte at Mem[40 + Regs[R3]] and concatenate with the byte at Mem[41 + Regs[R3]]. This makes a total of 32 bits.

CIS429.S00: Lec7- 14 Deciphering DLX notation JAL NAME R31 <-- PC + 4 save return addr PC <-- NAME ((PC + 4) - 2 <= NAME < ((PC + 4) + 2 ) Check bounds on value of NAME since this uses PC relative addressing Used for subroutine calls: