Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 1 HLT Networks IP-based InfiniBand Evaluation Sebastian Kalcher.

Slides:

Advertisements

Similar presentations

Supermicro © 2009Confidential 06/01/2009 Supermicro GPU Server Solutions SYS-7046T-GRF SYS-6016T-GF-TM2 SYS-6016T-GF-TC2 SYS-6016T-GF SYS-6016T-XF.

Advertisements

Evaluation of ConnectX Virtual Protocol Interconnect for Data Centers Ryan E. GrantAhmad Afsahi Pavan Balaji Department of Electrical and Computer Engineering,

Supermicro © 2009Confidential HPC Case Study & References.

Designing Lattice QCD Clusters Supercomputing'04 November 6-12, 2004 Pittsburgh, PA.

CS 213 Commercial Multiprocessors. Origin2000 System – Shared Memory Directory state in same or separate DRAMs, accessed in parallel Upto 512 nodes (1024.

M. Richter, University of Bergen & S. Kalcher, J. Thäder, T. M. Steinbeck, University of Heidelberg 1 AliRoot - Pub/Sub Framework Analysis Component Interface.

Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg 1 Timm M. Steinbeck HLT Data Transport Framework.

Workshop on Commodity-Based Visualization Clusters Learning From the Stanford/DOE Visualization Cluster Mike Houston, Greg Humphreys, Randall Frank, Pat.

Real Parallel Computers. Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra, Meuer, Simon Parallel.

Jochen Thäder – Kirchhoff Institute of Physics - University of Heidelberg 1 HLT for TPC commissioning - Setup - - Status - - Experience -

Computer Organization and Operating Systems AMD Athlon SMP Presented By: - Vinay Hegde ( ) Aashish Gupta ( )

Trends in Storage Subsystem Technologies Michael Joyce, Senior Director Mylex & OEM Storage Subsystems IBM.

The Chip Set. At one time, most of the functions of the chipset were performed by multiple, smaller controller chips Integrated to form a single set of.

Real Parallel Computers. Modular data centers Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra,

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

Dezső Sima Fall 2007 (Ver. 1.0)  Sima Dezső, 2007 Multisocket system architectures.

Supermicro © 2009 GPU Solutions Universal I/O Double-Sided Datacenter Optimized Twin Architecture SuperBlade ® Storage Present by Edward Li Server dept.

SKA in WP19 Iain Emsley Rahim ‘Raz’ Lakhoo David Wallom 3 rd Annual Meeting.

05/18/03Maurizio Davini Hepix2003 Department of Physics University of Pisa Site Report Maurizio Davini Department of Physics and INFN Pisa.

KYLIN-I 麒麟一号 High-Performance Computing Cluster Institute for Fusion Theory and Simulation, Zhejiang University

NForce4 Motherboard Chipset Jesse Printz Bryant Newby CIS 462 2/22/05.

GSBUG Hardware Info SIG May 8, GSBUG Hardware Info SIG Agenda – May 8, :00 – 7:05 Administration 7:05 – 8:15 Featured Topic – System RAM.

Best gaming setup for the best gaming experience By: Josh Le.

Early Experiences with NFS over RDMA OpenFabric Workshop San Francisco, September 25, 2006 Sandia National Laboratories, CA Helen Y. Chen, Dov Cohen, Joe.

Chipset Introduction The chipset is commonly used to refer to a set of specialized chips on a computer's motherboard or.

The NE010 iWARP Adapter Gary Montry Senior Scientist

Processor Development The following slides track three developments in microprocessors since Clock Speed – the speed at which the processor can carry.

Essentials components in Mobo The more important part in a mobo is the chipset. It make the interconnexions between all the other parts on the mobo.

Energy Savings with DVFS Reduction in CPU power Extra system power.

CRISP & SKA WP19 Status. Overview Staffing SKA Preconstruction phase Tiered Data Delivery Infrastructure Prototype deployment.

DP/MP System Architectures

InfiniBand in the Lab Erik 1.

Copyright © 2009 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Principles of Parallel Programming First Edition by Calvin Lin Lawrence Snyder.

ITEP computing center and plans for supercomputing Plans for Tier 1 for FAIR (GSI) in ITEP  8000 cores in 3 years, in this year  Distributed.

2009/4/21 Third French-Japanese PAAP Workshop 1 A Volumetric 3-D FFT on Clusters of Multi-Core Processors Daisuke Takahashi University of Tsukuba, Japan.

SANs Today Increasing port count Multi-vendor Edge and Core switches

UPC Research Activities at UF Presentation for UPC Workshop ’04 Alan D. George Hung-Hsun Su Burton C. Gordon Bryan Golden Adam Leko HCS Research Laboratory.

Weekly Report By: Devin Trejo Week of June 21, 2015-> June 28, 2015.

1 Leiden, November 20-21, 2001OAC ASTROWISE TEAM OAC WP4: OAC BeoWulf Hardware choice criteria : physical space problem flexible configuration cope with.

Understanding Parallel Computers Parallel Processing EE 613.

By Mr. Brincks June 15, Essential Components Computer Case Silver Thermaltake Armor LCS All Aluminum Full Tower Computer Chassis VE2000SWA, BTX.

$ 1000 COMPUTER. EVGA 132-CK-NF79-A1 NVIDIA nForce 790i Ultra SLI Socket 775 ATX MB w/RAID, 3-Way SLI, DDR3 & Core 2 Extreme Support Supports up to 8.

L1/HLT trigger farm Bologna setup 0 By Gianluca Peco INFN Bologna Genève,

Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.

Recent experience with PCI-X 2.0 and PCI-E network interfaces and emerging server systems Yang Xia Caltech US LHC Network Working Group October 23, 2006.

FY2006 Acquisition at Fermilab Don Holmgren LQCD Project Progress Review May 25-26, 2006 Fermilab.

SGI Rackable C2108-GP5 “Arcadia” Server

Sobolev(+Node 6, 7) Showcase +K20m GPU Accelerator.

Parallel Computers Today LANL / IBM Roadrunner > 1 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating point.

Open-source routing at 10Gb/s Olof Hagsand (KTH) Robert Olsson (Uppsala U) Bengt Görden (KTH) SNCNW May 2009 Project grants: Internetstiftelsen (IIS) Equipment:

TOG, Dwingeloo, March 2006, A. Szomoru, JIVE Status of JIVE Arpad Szomoru.

Disruptive Storage Workshop Lustre Hardware Primer

PC Components Microprocessor - performs all computations RAM - larger RAM memory contains more data Motherboard - holds all the above components Ports.

Joint Genome Institute

Motherboard And Its component

Matthias Richter, Sebastian Kalcher, Jochen Thäder & Timm M. Steinbeck

Lattice QCD Computing Project Review

CS111 Computer Programming

Towards 10Gb/s open-source routing

KTH/CSD course kick-off Fall 2009 Robert Olsson

Joint Techs Workshop InfiniBand Now and Tomorrow

Parallel Computers Today

EVGA nForce™ 790i Ultra SLI

I PRO' -.._ r.. f FOLLOW I 0.

A New Storage Test Bed and the Research Projects on it

PROMO PRICES ARE VALID UNTIL END OF JANUARY 2019

Internet Connection Sharing

Presentation transcript:

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 1 HLT Networks IP-based InfiniBand Evaluation Sebastian Kalcher

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 2 Test Setup 2 x Dual Core AMD Opteron 265 Processor Tyan Thunder K8WE S2895 Motherboard Nvidia nForce Pro 2200/2050 Chipsets AMD 8131 PCI-X Tunnel Chip Marvel 88E1111 GB LAN PHY MHES18-XT, Mellanox PCI-E(x8) 1-Port 4x InfiniBand Adapter, Memory-Free MTS , Mellanox 24-Port 4x InfiniBand Switch

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 3 Measurements GbE

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 4 Measurements IPoIB

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 5 Measurements SDP (Sockets-Direct-Prot.)

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 6 Comparison

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 7 Comparison

Sebastian Kalcher - Kirchhoff Institute of Physics - University of Heidelberg 8 Comparison