L1 CTT May 14, 2002 New Scheme for Tracking Marvin Johnson.

Slides:



Advertisements
Similar presentations
Enhanced matrix multiplication algorithm for FPGA Tamás Herendi, S. Roland Major UDT2012.
Advertisements

AE1APS Algorithmic Problem Solving John Drake
Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
Registers and Counters
1.1The Principle of Mathematical Induction 1.2Divisibility Chapter Summary Case Study Mathematical Induction 1.
1 Counter with Parallel Load Up-counter that can be loaded with external value –Designed using 2x1 mux – ld input selects incremented value or external.
Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
Grey Level Enhancement Contrast stretching Linear mapping Non-linear mapping Efficient implementation of mapping algorithms Design of classes to support.
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
1 Chapter 1 Why Parallel Computing? An Introduction to Parallel Programming Peter Pacheco.
Copyright 2003Curt Hill Hash indexes Are they better or worse than a B+Tree?
1 Review: Counters and Registers CS 231 Review October 26, 2007 By Joshua Smith Please note the NOTES in the PPT file for help with the examples.
Bryan Lahartinger. “The Apriori algorithm is a fundamental correlation-based data mining [technique]” “Software implementations of the Aprioiri algorithm.
8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.
CSC1016 Coursework Clarification Derek Mortimer March 2010.
Henry Hexmoor1 Chapter 7 Henry Hexmoor Registers and RTL.
1 FPGA Lab School of Electrical Engineering and Computer Science Ohio University, Athens, OH 45701, U.S.A. An Entropy-based Learning Hardware Organization.
CS294-6 Reconfigurable Computing Day 14 October 7/8, 1998 Computing with Lookup Tables.
Principle of Functional Verification Chapter 1~3 Presenter : Fu-Ching Yang.
Counters and Registers
A State Element “Zoo”.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
Data Structures Introduction Phil Tayco Slide version 1.0 Jan 26, 2015.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
CuMAPz: A Tool to Analyze Memory Access Patterns in CUDA
Efficient Multi-Ported Memories for FPGAs Eric LaForest Greg Steffan University of Toronto Computer Engineering Research Group February 22, 2010.
Sub-Nyquist Reconstruction Final Presentation Winter 2010/2011 By: Yousef Badran Supervisors: Asaf Elron Ina Rivkin Technion Israel Institute of Technology.
Kalman filtering techniques for parameter estimation Jared Barber Department of Mathematics, University of Pittsburgh Work with Ivan Yotov and Mark Tronzo.
Rabie A. Ramadan Lecture 3
Week 11 Introduction to Computer Science and Object-Oriented Programming COMP 111 George Basham.
CEN 316 Computer Organization and Design Computer Arithmetic Floating Point Dr. Mansour AL Zuair.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
CS1Q Computer Systems Lecture 8
1 Section 5.5 Solving Recurrences Any recursively defined function ƒ with domain N that computes numbers is called a recurrence or recurrence relation.
Implementation of Finite Field Inversion
A Fast Hardware Approach for Approximate, Efficient Logarithm and Anti-logarithm Computation Suganth Paul Nikhil Jayakumar Sunil P. Khatri Department of.
AMIN FARMAHININ-FARAHANI CHARLES TSEN KATHERINE COMPTON FPGA Implementation of a 64-bit BID-Based Decimal Floating Point Adder/Subtractor.
Cyclic redundancy codes Circuit elements in Digital computations Prof. Seok-Bum Ko Mehrnoosh Janbakhsh Jan29, 2010.
Computer Architecture Lecture 26 Fasih ur Rehman.
ENG241 Digital Design Week #8 Registers and Counters.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
Repetition Control Structures Simple Program Design Third Edition A Step-by-Step Approach 5.
A Configurable High-Throughput Linear Sorter System Jorge Ortiz Information and Telecommunication Technology Center 2335 Irving Hill Road Lawrence, KS.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Copyright © 2004, Dillon Engineering Inc. All Rights Reserved. An Efficient Architecture for Ultra Long FFTs in FPGAs and ASICs  Architecture optimized.
4 Numerical Methods Root Finding Secant Method Modified Secant
PHY 201 (Blum)1 Shift registers and Floating Point Numbers Chapter 11 in Tokheim.
Counters.
EE3A1 Computer Hardware and Digital Design Lecture 9 Pipelining.
SEMI-SYNTHETIC CIRCUIT GENERATION FOR TESTING INCREMENTAL PLACE AND ROUTE TOOLS David GrantGuy Lemieux University of British Columbia Vancouver, BC.
PHY 201 (Blum)1 Shift registers and Floating Point Numbers Chapter 11 in Tokheim.
REGISTER TRANSFER LANGUAGE (RTL) INTRODUCTION TO REGISTER Registers1.
EEL 5722 FPGA Design Fall 2003 Digit-Serial DSP Functions Part I.
Algorithm Analysis with Big Oh ©Rick Mercer. Two Searching Algorithms  Objectives  Analyze the efficiency of algorithms  Analyze two classic algorithms.
chap10 Chapter 10 Recursion chap10 2 Recursive Function recursive function The recursive function is a kind of function that calls.
Memory Hierarchy— Five Ways to Reduce Miss Penalty.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
Tracker Trigger System Marvin Johnson for the Tracker Trigger Group October 2009.
REGISTER TRANSFER LANGUAGE (RTL)
Registers and Counters
An Implementation Method of the Box Filter on FPGA
Buffer Management and Arbiter in a Switch
EKT 221 : Digital 2 COUNTERS.
Some basic ideas (not a solution)
MDC Data Check Wu Linghui
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Shift registers and Floating Point Numbers
Registers Today we’ll see some common sequential devices: counters and registers. They’re good examples of sequential analysis and design. They are also.
Shift registers and Floating Point Numbers
Presentation transcript:

L1 CTT May 14, 2002 New Scheme for Tracking Marvin Johnson

L1 CTT May 14, 2002 Equations  Many advantages to equations u give best possible rejection u fast u easy to check  Significant disadvantages for 16 layers u too many equations for cheap solution u fiber inefficiencies require doing 15 out of 16 etc.

L1 CTT May 14, 2002 equation generator  formal mathematical formula u computes the leading and trailing pt of a road through a given set of fibers u equation is phi0=phi -.3 r/pt s phi0=tangent of track at origin s r and phi are the coords of the measured point (edge of fiber) s pt is the momentum of the track. u algorithm s calculate phi0 for leading and trailing edge of a given set of fibers for a given pt s select the max of the leading edge and min of the trailing edge (pos pt) s if max < min, we have a track s more detail in D0 note.

L1 CTT May 14, 2002 new method  instead of using equations, evaluate formula for each track u convert parallel to serial  Can’t eval, formula for every pt u can find common pt for large number of equations s discard equations until there are only 2 pt’s for each inner and outer fiber –keep about 95% of the efficiency  example for pt > 10 GeV/c u 308 equations u dropped 86, but kept 97.5% avg u 286 equations u dropped 75, 97.1% kept

L1 CTT May 14, GeV/c ex.  evaluate one layer per clock cycle - 16 cycles  122 MHz (16 cycles in 132 ns)  about 10 common Pt’s per outer fiber (only 44 done here) u need 20 comparators s calculate all possible equations s At each layer for each comparator input the leading or trailing phi0 for fiber from memory if fiber present –if no fiber present, keep old value s compare with previous value and keep larger (or smaller) s increment 4 bit counter if fiber present

L1 CTT May 14, 2002 example cont.  after 16 layers compare if min > max u if true, is counter above preset min. s this is the number of fibers required - say 12 out of 16. u If OK, have a valid track.

L1 CTT May 14, 2002 Comparison  222 LUT’s per eqn gives 1110 LUT’s not counting routing  Guess at new method is 110 for a factor of 10 in resources. u limited by memory width u VIRTEX II has bit words. s use only 32 words because of timing u FPGA with wider memory would make a big difference u Additional memory must come from distributed memory.

L1 CTT May 14, 2002 Block Diagram

L1 CTT May 14, 2002 Summary  New algorithm gives the same results as equations  Uses about 1/10 the resources (excluding memory) u Includes inefficiencies with little added resources  Requires 122 MHz operation  Narrow memories are a problem  Current solution does not do the gap between outer layer fibers u Simple to add but requires wider memory and about 16 comparators