Focus group: Statistical synthesis. Top reasons to go for statistical Often cited - worst case is way off - exact SI and IR drop analysis is too complex.

Slides:

Advertisements

Similar presentations

Gregory Shklover, Ben Emanuel Intel Corporation MATAM, Haifa 31015, Israel Simultaneous Clock and Data Gate Sizing Algorithm with Common Global Objective.

Advertisements

Design of Experiments Lecture I

(1/25) UCSD VLSI CAD Laboratory - ISQED10, March. 23, 2010 Toward Effective Utilization of Timing Exceptions in Design Optimization Kwangok Jeong, Andrew.

Andrey Mokhov, Victor Khomenko Danil Sokolov, Alex Yakovlev Dual-Rail Control Logic for Enhanced Circuit Robustness.

OCV-Aware Top-Level Clock Tree Optimization

Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Sequential Synthesis.

NTHU-CS VLSI/CAD LAB TH EDA De-Shiuan Chiou Da-Cheng Juan Yu-Ting Chen Shih-Chieh Chang Department of CS, National Tsing Hua University, Taiwan Fine-Grained.

Xing Wei, Wai-Chung Tang, Yu-Liang Wu Department of Computer Science and Engineering The Chinese University of HongKong

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 10, 2013 Statistical Static Timing Analysis.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Clock Design Adopted from David Harris of Harvey Mudd College.

The Cost of Fixing Hold Time Violations in Sub-threshold Circuits Yanqing Zhang, Benton Calhoun University of Virginia Motivation and Background Power.

Planning under Uncertainty

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 22, 2009 Statistical Static Timing Analysis.

CS294-6 Reconfigurable Computing Day 8 September 17, 1998 Interconnect Requirements.

Low Power Design for Wireless Sensor Networks Aki Happonen.

Lecture 8: Clock Distribution, PLL & DLL

TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 14: March 19, 2008 Statistical Static Timing Analysis.

Asynchronous Interface Specification, Analysis and Synthesis M. Kishinevsky Intel Corporation J. Cortadella Technical University of Catalonia.

Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.

1 Introduction VLSI Testing. 2 Overview First digital products (mid 1940's) Complexity:low MTTF:hours Cost:high Present day products (mid 1980's) Complexity:high.

NTHU-CS VLSI/CAD LAB TH EDA Student : Da-Cheng Juan Advisor : Shih-Chieh Chang Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.

A Defect Tolerant and Performance Tunable Gate Architecture for End-of-Roadmap CMOS Adit D. Singh Electrical and Computer Engineering, Auburn University.

1 Advanced Digital Design Asynchronous Design: Research Concept by A. Steininger and M. Delvai Vienna University of Technology.

Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,

Statistics for Managers Using Microsoft Excel, 5e © 2008 Pearson Prentice-Hall, Inc.Chap 8-1 Statistics for Managers Using Microsoft® Excel 5th Edition.

From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.

. Expressive Graphical Models in Variational Approximations: Chain-Graphs and Hidden Variables Tal El-Hay & Nir Friedman School of Computer Science & Engineering.

SP Lesson B. Sampling Distribution Model Sampling models are what make Statistics work. Shows how a sample proportion varies from sample to sample.

11 1 Process Variation in Near-threshold Wide SIMD Architectures Sangwon Seo 1, Ronald G. Dreslinski 1, Mark Woh 1, Yongjun Park 1, Chaitali Chakrabarti.

Digital System Bus A bus in a digital system is a collection of (usually unbroken) signal lines that carry module-to-module communications. The signals.

Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 13: February 4, 2005 Interconnect 1: Requirements.

Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.

Power Reduction for FPGA using Multiple Vdd/Vth

Sullivan – Fundamentals of Statistics – 2 nd Edition – Chapter 9 Section 1 – Slide 1 of 39 Chapter 9 Section 1 The Logic in Constructing Confidence Intervals.

Basic Business Statistics, 10e © 2006 Prentice-Hall, Inc. Chap 8-1 Chapter 8 Confidence Interval Estimation Basic Business Statistics 11 th Edition.

UC San Diego / VLSI CAD Laboratory Toward Quantifying the IC Design Value of Interconnect Technology Improvement Tuck-Boon Chan, Andrew B. Kahng, Jiajia.

MOUSETRAP Ultra-High-Speed Transition-Signaling Asynchronous Pipelines Montek Singh & Steven M. Nowick Department of Computer Science Columbia University,

ECE Advanced Digital Systems Design Lecture 12 – Timing Analysis Capt Michael Tanner Room 2F46A HQ U.S. Air Force Academy I n t e g r i.

Paper review: High Speed Dynamic Asynchronous Pipeline: Self Precharging Style Name : Chi-Chuan Chuang Date : 2013/03/20.

Good design practices (What not to do) J. Christiansen, CERN - EP/MIC

"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.

ASIC, Customer-Owned Tooling, and Processor Design Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths That Lead EDA Astray.

1. CAD Challenges for Leading-Edge Multimedia Designs Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion.

© Chandu Visweswariah, 2004New Challenges in IC Design1 New Challenges in IC Design … with a focus on variability … SBCCI 2004 Panel Discussion Chandu.

CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.

1 IWLS 2003 Faults and Uncertainty – Do we need a Totally New Approach? Lou Scheffer.

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 24: April 22, 2015 Statistical Static Timing Analysis.

STA with Variation 1. 2 Corner Analysis PRCA (Process Corner Analysis):  Takes 1.nominal values of process parameters 2.and a delta for each parameter.

CHAPTER 8 Developing Hard Macros The topics are: Overview Hard macro design issues Hard macro design process Physical design for hard macros Block integration.

ASIC to FPGA Conversion Flow. Conversion Feasibility Flow Chart Design Rules Checking Feasibility Report RTL CodeQuick Conversion ASIC Netlist Fault coverage.

Is Statistical Timing Statistically Significant? DAC 2004, Panel Discussion, Session 41 Chandu Visweswariah IBM Thomas J. Watson Research Center Yorktown.

Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,

1 Tau 2002 Explicit Computation of Performance as a Function of Process Parameters Lou Scheffer.

REALITY STATISTICAL CHARACTERIZATION OF A HIGH-K METAL GATE 32NM ARM926 CORE UNDER PROCESS VARIABILITY IMPACT Paul Zuber Petr Dobrovolny Miguel Miranda.

Curtis A. Nelson 1 Technology Mapping of Timed Circuits Curtis A. Nelson University of Utah September 23, 2002.

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Level Logic Synthesis.

Static Timing Analysis

LECTURE 02: EVALUATING MODELS January 27, 2016 SDS 293 Machine Learning.

Search-Based Synthesis of Approximate Circuits Implemented into FPGAs

Asynchronous Interface Specification, Analysis and Synthesis

Ring Oscillator Clocks and Margins

332:578 Deep Submicron VLSI Design Lecture 14 Design for Clock Skew

WARM – UP Quiz Review An insurance company checks police records on 582 accidents selected at random. Teenagers were involved in 91 of them. a.) Find.

On the Improvement of Statistical Timing Analysis

New Challenges in IC Design … with a focus on variability …

Measuring the Gap between FPGAs and ASICs

Advanced Logical Effort

Presentation transcript:

Focus group: Statistical synthesis

Top reasons to go for statistical Often cited - worst case is way off - exact SI and IR drop analysis is too complex - process and environment variation - economical reasons Not often cited - it pisses my boss off - commercial tools suck - I like to be different - people and circuits need to play by same rules - it’s none of your business

Objects How to keep clock as a golden reference? -regular structures (meshes) -common path pessimism removal - Is analysis needed? - Are we desperate? YES (Yuji, Michel) NO (10% is too much) Reference clock Logic

Objects How to keep clock as a golden reference? -regular structures (meshes) -common path pessimism removal Reference clock Logic - Is analysis needed? - Are we desperate? YES (Yuji, Michel) NO (10% is too much) Main efforts

Cadence Magma Foundries EDA companies TI TSMC Break in Design Chain

Rule of games I. Corner cases Best Worst Problems: - Worst and best are far More corner cases (up to 16)

Rule of games I. Corner cases Best Worst Problems: - Worst and best are far - Monotonicity??? More corner cases (up to 16) Assumption: Life in a silicon world is boring

Rule of games I. Corner cases Best Worst Problems: - Worst and best are far - Monotonicity??? More corner cases (up to 16) “Life is beautiful!!!” (Benini) Corner case analysis cannot solve the problem

Rule of games II. Avoiding risk FoundryEDA Company X * Sigma Worst gate delay worst Worst path delay Sigmas are added

Optimization room worst Confidence margin Confidence margin must be big (chips work) But it is fully unknown Statistical analysis and synthesis might help to quantify risk (reduce confidence margin and be structure specific) Statistical analysis might help to trade off confidence margin and yield!

Optimization room worst Confidence margin Confidence margin must be big (chips work) But it is fully unknown Statistical analysis and synthesis might help to quantify risk (reduce confidence margin and be structure specific) Statistical analysis might help to trade off confidence margin and yield! But testing is a big obstacle!!! -delay fault testing is very difficult - at-speed testing is very costly (BIST could be an option)

Optimization room worst Confidence margin Focus of STA Given: Timing constraints and N  Find: Implementation with D crit within N 

Can I start coding now? Critical path

Can I start coding now? ? -Numerical computation of a distribution -Approximate convolution (5% accuracy) -Use upper and lower bounds (10% diff. Blaauw’03) Conclusion: we are almost there (check normality assumption, justify approximations) Reconvergence needs some care

Today’s vitamins or medicine? -Use of statistical models from foundries -Measuring systematic component of variability (IBM inverter rings) -Exploiting locality in placement of critical parts -Averaging variability by using deeper logic (or balancing logic) -Latch-based designs to relax synchronization constraints

-Regular non-standard cell design structures (PLA???) Tomorrow’s medicine? Gates dominate wires -> Standard cells are good Submicron paradigm shift: cheap computation vs costly communication Back to good days: raise the granularity of computation (Bob knows) -Introducing redundancy Conscious redundant encoding (a-la asynchronous) for smart Duplication of critical parts (different implementation) for dummies