Combinational MOS Logic Circuit

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Static CMOS Circuits.

Transmission Gate Based Circuits

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Jan M. Rabaey Anantha.

DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Lecture #24 Gates to circuits

Fig Operation of the enhancement NMOS transistor as vDS is increased

Digital Integrated Circuits A Design Perspective

Lecture #25 Timing issues

Digital Integrated Circuits A Design Perspective

Complex CMOS Logic Gates

© Digital Integrated Circuits 2nd Sequential Circuits Cascading Dynamic Gates  Dynamic gates rely on temporary capacitive storage, while static gates.

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

Digital CMOS Logic Circuits

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 3 ASIC.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Chapter 7 Complementary MOS (CMOS) Logic Design

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Ch 10 MOSFETs and MOS Digital Circuits

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

CMOS Digital Integrated Circuits

16-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Sixteen MOSFET Digital Circuits.

Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES Adapted from Jan Rabaey's IC Design. Copyright 1996 UCB.

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Reference: Digital Integrated.

1 Euler Graph Using Euler graph to draw layout. 2 Graph Representation Graph consists of vertices and edges. Circuit node = vertex. Transistor = edge.

Notices You have 18 more days to complete your final project!

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

VLSI Design Lecture 4-b: Layout Extraction Mohammad Arjomand CE Department Sharif Univ. of Tech.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.

Digital Integrated Circuits A Design Perspective

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

Digital Integrated Circuits A Design Perspective

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.

EE210 Digital Electronics Class Lecture 10 April 08, 2009

Solid-State Devices & Circuits

Static CMOS Logic Seating chart updates

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.

Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.

CMOS technology and CMOS Logic gate. Transistors in microprocessors.

Stick Diagrams Stick Diagrams electronics.

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

Cell Design Standard Cells Datapath Cells General purpose logic

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.

STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN

COMBINATIONAL LOGIC.

Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.

COMBINATIONAL LOGIC DESIGN

UNIT-II Stick Diagrams

ECE 424 – Introduction to VLSI Design

CMOS Layers n-well process p-well process Twin-tub process.

Chapter 6 (I) CMOS Layout of Complexe Gate

Presentation transcript:

Combinational MOS Logic Circuit A. Marzuki

Topics Static Characteristic Dynamic Characteristic Stick Diagram

Two-Input NOR Gate VGS,load = 0 V

VOL k = μCox W/L for case either Driver are ON, !VGS = VOH for case both Driver are ON,

CMOS NOR GATE Analysis similar to CMOS Inverter , VOL = 0 V, VOH=VDD A !VS4=VDD-VSD3 !ID3+ID4=2ID B !replace ID of B with A

CMOS TG !Vout is varied. !see current direction for Source terminal indication

CMOS TG EXAMPLE

Complex Logic Circuits OR by parallel-connected drivers. AND by series-connected drivers. Inversion by MOS circuit operation.

CMOS Logic Circuit Pull up graph: vertex is drawn with area of pull down graph. Edge cross pull down graph’s edge once. Vertex represents node Pull down graph (NMOS)

Equivalency PMOS Gate length increase, NMOS Gate width increase CMOS NOR Gate

Discuss Example 7.2 Assuming W/L for PMOS is 15 for NMOS is 10 Answer is W/L for n is 12, while p is 12.5

Dynamic Characteristics (Delay) Capacitance? Pls read chapter 6 and chapter 3. For our case, We just Use Cout i.e. the final total capacitance.

Propagation Delay Chapter Six Equivalency

Stick Diagram A stick diagram is a graphical view of a layout. Does show all components/vias (except possibly tub ties), relative placement. Does not show exact placement, transistor sizes, wire lengths, wire widths, tub boundaries.

Stick Diagram Represents relative positions of transistors Stick diagrams help plan layout quickly Need not be to scale Draw with color pencils or dry-erase markers V DD V DD Inverter NAND2 Out Out In A B GND GND

Common Euler Path The Euler path is defined as an uninterrupted path that traverses each edge (branch) of the graph exactly once

Comparison

References S-M. Kang and Y. Leblebici ,CMOS Digital Integrated Circuits: Analysis and Design,, 3rd edition Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd edition, Prentice Hall, 2002.