Carlos Arthur Lang Lisbôa, Erik Schüler, Luigi Carro SRC TechCon 2005 Dealing with Multiple Simultaneous Faults in Future Technologies in Future Technologies.

Slides:



Advertisements
Similar presentations
Embedded Systems Laboratory and Electrical Engineering Department Informatics Institute and Engineering School Federal University of Rio Grande do Sul.
Advertisements

PhD Student: Carlos Arthur Lang Lisbôa Advisor: Luigi Carro VLSI-SoC PhD Forum Low overhead system level approaches to deal with multiple and long.
Programa de Pós-Graduação em Computação Instituto de Informática Universidade Federal do Rio Grande do Sul Porto Alegre – RS – Brazil Semana Acadêmica.
Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI
Single Event Upsets in Digital VLSI Circuits EYES Summer Internship Program 2007 University of New Mexico Vinay Jain Dr. Payman Zarkesh-Ha Final Year Undergraduate.
Microprocessor Reliability
© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Pedro Santos Traian Abrudan Ana.
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
1 Manipulating Digital Audio. 2 Pulse Code Modulation (PCM)  This is a means of encoding the digital signal for transmission or storage.
Weikang Qian Ph.D. Candidate Electrical & Computer Engineering
A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.
CSE-221 Digital Logic Design (DLD)
Carlos Arthur Lang Lisbôa, Luigi Carro, Erika Cota ETS 2005 RobOps - Arithmetic Operators for Future Technologies Future technologies, bellow 90nm, will.
Lecture 9 Output Analysis for a Single Model. 2  Output analysis is the examination of data generated by a simulation.  Its purpose is to predict the.
Digital Design – Optimizations and Tradeoffs
Carlos Arthur Lang Lisbôa, Luigi Carro DATE EDAA PhD Forum Dealing with Multiple Simultaneous Faults in Future Technologies INFORMÁTICA Universidade.
Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon,
Carlos Arthur Lang Lisbôa, Erik Schüler, Luigi Carro SRC TechCon 2005 Dealing with Multiple Simultaneous Faults in Future Technologies in Future Technologies.
Distributed Arithmetic: Implementations and Applications
1 CMPT 371 Data Communications and Networking Spread Spectrum.
Copyright 2008 Koren ECE666/Koren Part.6a.1 Israel Koren Spring 2008 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer.
Spring 07, Apr 17, 19 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Soft Errors and Fault-Tolerant Design Vishwani.
1 Enhancing Random Access Scan for Soft Error Tolerance Fan Wang* Vishwani D. Agrawal Department of Electrical and Computer Engineering, Auburn University,
Communication Systems
Digital to Analog Converters
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Computer Networks Digitization. Spring 2006Computer Networks2 Transfer of an Analog Signal  When analog data (voice, pictures, video) are transformed.
DARPA Digital Audio Receiver, Processor and Amplifier Group Z James Cotton Bobak Nazer Ryan Verret.
Introduction to Adaptive Digital Filters Algorithms
Chapter 6-2 Multiplier Multiplier Next Lecture Divider
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Reduced Cost Reliability via Statistical Model Detection Jon-Paul Anderson- PhD Student Dr. Brent Nelson- Faculty Dr. Mike Wirthlin- Faculty Brigham Young.
Instituto de Informática and Dipartimento di Automatica e Informatica Universidade Federal do Rio Grande do Sul and Politecnico di Torino Porto Alegre,
Accuracy and power of randomization tests in multivariate analysis of variance with vegetation data Valério De Patta Pillar Departamento de Ecologia Universidade.
SiLab presentation on Reliable Computing Combinational Logic Soft Error Analysis and Protection Ali Ahmadi May 2008.
An Architecture for Distributed High Performance Video Processing in the Cloud Speaker : 吳靖緯 MA0G IEEE 3rd International Conference.
Soft errors in adder circuits Rajaraman Ramanarayanan, Mary Jane Irwin, Vijaykrishnan Narayanan, Yuan Xie Penn State University Kerry Bernstein IBM.
Design and Verification of a Layer-2 MAC Classification Engine for a Gigabit Ethernet Switch Jorge Tonfat Ricardo Reis Universidade Federal do Rio Grande.
TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
SET Fault Tolerant Combinational Circuits Based on Majority Logic
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder Babu, H. M. H. Chowdhury, A.R, “Design of a reversible binary.
CS221: Digital Logic Design Combinational Circuits
VLSI AND INTELLIGENT SYTEMS LABORATORY 12 Bit Hamming Code Error Detector/Corrector December 2nd, 2003 Department of Electrical and Computer Engineering.
Using Memory to Cope with Simultaneous Transient Faults Authors: Universidade Federal do Rio Grande do Sul Programa de Pós-Graduação em Engenharia Elétrica.
Hrushikesh Chavan Younggyun Cho Structural Fault Tolerance for SOC.
Eduardo L. Rhod, Álisson Michels, Carlos A. L. Lisbôa, Luigi Carro ETS 2006 Fault Tolerance Against Multiple SEUs using Memory-Based Circuits to Improve.
1 Fundamentals of Computer Science Combinational Circuits.
Fundamentals of Multimedia Chapter 6 Basics of Digital Audio Ze-Nian Li and Mark S. Drew 건국대학교 인터넷미디어공학부 임 창 훈.
A Nonparametric Method for Early Detection of Trending Topics Zhang Advisor: Prof. Aravind Srinivasan.
Paper by F.L. Kastensmidt, G. Neuberger, L. Carro, R. Reis Talk by Nick Boyd 1.
The accuracy of averages We learned how to make inference from the sample to the population: Counting the percentages. Here we begin to learn how to make.
A Novel, Highly SEU Tolerant Digital Circuit Design Approach By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Chi-Cheng Lin, Winona State University CS412 Introduction to Computer Networking & Telecommunication Error Correction/Detection.
Chandrasekhar 1 MAPLD 2005/204 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.
Introduction to Discrete-Time Control Systems fall
VLSI Testing Lecture 5: Logic Simulation
MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.
Spread Spectrum Audio Steganography using Sub-band Phase Shifting
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Arithmetic Operators Robust to Multiple Simultaneous Upsets
لجنة الهندسة الكهربائية
Error rate due to noise In this section, an expression for the probability of error will be derived The analysis technique, will be demonstrated on a binary.
Sequential circuits and Digital System Reliability
PCM & DPCM & DM.
Analog-to-digital converter
Improved Spread Spectrum: A New Modulation Technique for Robust Watermarking IEEE Trans. On Signal Processing, April 2003 Multimedia Security.
ECE 352 Digital System Fundamentals
Presentation transcript:

Carlos Arthur Lang Lisbôa, Erik Schüler, Luigi Carro SRC TechCon 2005 Dealing with Multiple Simultaneous Faults in Future Technologies in Future Technologies INFORMÁTICA Universidade Federal do Rio Grande do Sul - UFRGS Instituto de Informática, Pós-Graduação em Ciência da Computação Grupo de Microeletrônica (GME) Laboratório de Sistemas Embarcados (LSE) Porto Alegre - RS BRAZIL Phone Future technologies, bellow 90nm, will present transistors so small that they will be heavily influenced by electromagnetic noise and SEU induced errors. Since many soft errors might appear at the same time, a different design approach must be taken. Motivation propagation delays will be shorter than transient pulses duration smaller transistors will be more sensitive to - electromagnetic noise - neutron and alpha particles Using Stochastic Operators (1) Stochastic Adder Circuit S1S1 S3S3 S2S2 sum (35 1s) (21 1s) (28 1s) 2 x count of 1s in the output = 56 Stochastic Adder Operation with p S 3 = 0.5 Due to the random nature of SEU induced transient errors, stochastic operators have been chosen to implement one adder and one multiplier that could withstand multiple soft errors. Instead of adding or multiplying binary coded values, those devices operate on bit streams, whose probabilities (% of bits equal to 1 in the stream) are related to the values of the operands. There is an intrinsic approximation error in the conversion, which decreases as the number of bits in the stream increases, and can be regarded as noise. 8,192 samples 1,048,576 samples Output of FIR Filter Using Stochastic Operators % Errors in 1,000 additions Stochastic Multiplier Circuit  the precision of the output stream generated by the multiplier depends heavily on the stream length  short streams (with few samples) did not produce precise results  this operator has been used to implement a FIR filter (see figures bellow) and, for this specific application, did not produce enough precision (1)Lisbôa, C. and Carro, L., “An Intrinsically Robust Technique for Fault Tolerance under Multiple Upsets ”, in Proceedings of the 10th IEEE International Online Test Symposium - IOLTS 2004, pp. 180, IEEE Computer Society, New York, July Comments  Despite the low speed obtained in the simulation of a FIR Filter using the stochastic adder and multiplier, we believe that the use of signal redundancy may lead to other interesting approaches  Also, the idea of taking component variability into account during design may succeed, once the adequate granularity to apply this approach is reached  In order to confirm those assumptions, new experiments are being developed in our research group Single Event Upset Origin Who cares about multiple simultaneous transient faults ? TMR can not withstand multiple upsets Module 1 Module 3 VOTERVOTER wrong output Module 3 correct output wrong output