HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate.

Slides:

Advertisements

Similar presentations

Unit 4 - I Said Stop!. Introduction New Topics Timing Parallelism Sequence of Operations New Features NXT terminals New Functions Wait For.

Advertisements

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.

Analog-to-Digital Converter (ADC) And

Multiplexed vs. Simultaneous Data Acquisition Using USB Devices Presented by: Rene Messier Company: Data Translation Company: Data Translation.

Digital to Analogue Conversion Chapter 13. Why is conversion needed? Most signals in the world are analogue. Microprocessors and most computers computers.

Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.

Digital Electronics Analog & Digital Signals. 2 This presentation will Review the definitions of analog and digital signals. Detail the components of.

Analog and Digital Signals © 2014 Project Lead The Way, Inc. Digital Electronics.

Analog and Digital Signals © 2014 Project Lead The Way, Inc.Digital Electronics.

Interfacing with the Analog World Wen-Hung Liao, Ph.D.

Synchronous Digital Design Methodology and Guidelines

1 Pulse Generator High Speed Digital Systems Lab Semestrial project – Winter 2007/08 Final Presentation Instructor: Yossi Hipsh Students: Lior Shkolnitsky,

DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Design Presentation (Midterm ) Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy.

1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –

D0525 Project Receiver for Quantum Encryption System By: Dattner Yony & Sulkin Alex Supervisor: Yossi Hipsh High Speed Digital Systems Laboratory Spring.

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Project definition Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory Midterm.

HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate.

1 Cross ID Tag identification emulator Final presentation Performed by: Shuki Yasharzada Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion.

המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.

Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.

Jitter Experiment Midterm presentation Performed by Greenberg Oleg Hahamovich Evgeny Spring 2008 Supervised by Mony Orbah.

Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.

RF Phenomenon Midterm presentation Written by: Jamil Shehadeh Naseem Jamal Supervisor: Yossi Hipsh 25/6/2007.

Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.

High Speed, high common mode immunity communication interface Team May12-05 Chendong Yang Mengfei Xu Advisor: Nathan Neihart Client: RBC Medical Development.

Types of systems in the Laplace domain. System order Most systems that we will be dealing with can be characterised as first or second order systems.

ECEN 248 Lab 6: De-Bouncing, Counters & LCD Display Control

Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.

Sequential Networks Two major classes of Sequential Circuits 1.Fundamental Mode – A sequential circuit where: Only one input is allowed to change at any.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.

High Speed Digital Systems Lab Spring 2008 Students: Jenia Kuksin Alexander Milys Instructor: Yossi Hipsh Midterm Presentation Winter 2008/2009.

2.5Gbps jitter generator Part 1 final presentation.

Team Dominate(d?) The Happy Peace Bike. Defining un-measured variables  The variables we decided to characterize are: Acceleration Deceleration Lateral.

High Speed Digital Systems laboratory Midterm Presentation Spring 2009 Cellular Signal Source Student : Hammad Abed Essam Masarwi Instructor: Yossi Hipsh.

8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.

© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPaper #15 1 Hongshin Jun, Bill Eklow 9/15/2010 BTW10, Fort Collins, CO PCC - Programmable.

ECE 447 Fall 2009 Lecture 10: TI MSP430 Timers and Capture Modes.

10/10/ Controlling YOUR ROBOT. 10/10/2015 Basic Stamp  Basic Stamp Input - output pins Interpreter Chip Power supply: 5 Volts voltage Memory: EEPROM.

Nonsinusoidal Oscillators

Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!

Jitter Experiment Final presentation Performed by Greenberg Oleg Hahamovich Evgeny Spring 2008 Supervised by Mony Orbah.

Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.

Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.

Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.

1 Recap lecture 22 Applications of complementing and incrementing machines, Equivalent machines, Moore equivalent to Mealy, proof, example, Mealy equivalent.

Experiment 17 Two Differentiators Circuit. Analog Computing Analog computers – First were mechanical systems. Electrical analog computers were developed.

TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.

Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahmovich Yaakov Aharon.

Using an Oscilloscope Learning Objectives Understand the basic operation of a Cathode Ray Tube Understand what an oscilloscope is displaying Be able to.

Analog & Digital Signals

Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S MID PRESENTATION.

LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.

Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.

8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

1 Sequential Logic The Forbidden Zone Ellen Spertus MCS 111 September 10 and 12, 2002.

Design at the Register Transfer Level Algorithmic State Machines 07.

Performed by: Tomer Michaeli Liav Cohen Instructor: Shlomo Beer Gingold Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital.

Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.

Instructor: Alexander Stoytchev

Controlling YOUR ROBOT

Waveforms & Timing Diagrams

E190Q – Final Project Presenation

Digital Fundamentals Floyd Chapter 1 Tenth Edition

ADC and DAC Data Converter

Presentation transcript:

HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate Project By: Bassel Massad Wasseem Zaher 22th November 2007

Motivation Measuring Results A part of the experiments deals with Skew and Jitter Phenomena  Our Part… Source Previous Project: 1ns Pulse Width Over 10ns/100ns Period Experiments Variety

Our Mission 1.Skew Generating System 2.Skew Measuring System 3.Jitter Generating System 4.Jitter Measuring System

The System- Bird Eye Source Power supplier Controller Generating System Mission 1&3 Measuring System Mission 2&4 Skew Jitter Reference

Skew- Definition  sec  Signal Skewed Signal

Skew- Generating System (1) The Idea: Delay is obtained by choosing one of different physical routes. First planned solution:

Controller Basic Delay  One Increment Skew- Generating System (2) Available candidates in Market: Why Better This Way? A number of 2  1 Multiplexers Instead of one B I G Multiplexer. Skew - ECL Programmable Delay Chip (MC100EP195B of ON Semiconductor) -Dual Channel Programmable Clock/Data Delay (NB6L295 of ON Semiconductor)

Skew- Measuring System  Idea: A system displaying two inputs. Peak-to-peak measurement. Possible solution, Available in HSDSL: Oscilloscope by Agilent 54642A Features: - 500MHz  Our maximum freq is 100MHz (10nsec period) - 2G Sample/sec  0.5nsec increments. - Two-channel  Generating system’s two outputs: “skew” and “reference”.

Jitter- Definition  Movie starts at 20:00. I am waiting for my girlfriend.  She might come at 19:55, 19:59:53, 20:02…20:05  Never at 20:00:00:0000 ?  She comes with ±5 minutes Jitter.  Our jitter refers to change as a specific (choosable) function. Jitter Wanted (ideal) Signal Possible Real Signals Time [sec] Signal [Volt]

Jitter- Generating System Source Controller Clock Function Generator Skew Generating System Jitter Slide 7! Available. Needs more research…

Jitter- Measuring System  Many measurements are needed. 1sec?  Time inaccuracy percentage, comparing to reference  Eye diagram?

Eye Diagram (1) Ingredients:  A wanted signal  Signal displayer (Oscilloscope- for example) Recipe:  Display a rising/falling edge image of the wanted signal  Display an image of its inversion  Keep looking for a long time

Eye Diagram (2) + One period of the signal One period of the inverted signal Time  ∞ + Time scale Jitter Voltage scale Jitter

Time Table Until Middle Presentation (5-6 Weeks from 22/Nov):  Final decision regarding time delay components- Deadline: 29/Nov.  Jitter Generating System: Finding suitable function generator- Deadline: 6/Dec.  Jitter Measuring system, Definition: Deadline: 13/Dec.  Final decision regarding power source: Deadline: 20/Dec.  Controller design: 3/Jan (Happy New Year)  Midterm Presentation: