Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Slides:

Advertisements

Similar presentations

Digital System Design-II (CSEB312)

Advertisements

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

Counters Discussion D8.3.

Verilog in transistor level using Microwind

CDA 3100 Recitation Week 11.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Sequential Logic in Verilog

Supplement on Verilog adder examples

Synchronous Sequential Logic

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

Shift Registers Module M11.1 Section 7.3.

Multiplication and Division

Verilog Modules for Common Digital Functions

Table 7.1 Verilog Operators.

Case Study VLSI 系統設計與高階合成           + : delay : multiplier: adder … … + … … FIR Filter tap=4 IIR Case - Filter (1/8)

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  Widely used in logic design  Describe hardware  Document logic functions.

Arbitrary Waveform Discussion 5.5 Example 34.

Edge-Triggered D Flip-Flops

Registers VHDL Tutorial R. E. Haskell and D. M. Hanna T2: Sequential Logic Circuits.

Pulse-Width Modulated DAC

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

A/D Converter Control Discussion D8.6 Rev. B – 3/14/2006.

A/D Converter Control Discussion D8.6. Analog-to-Digital Converters Converts analog signals to digital signals –8-bit: 0 – 255 –10-bit: 0 – 1023 –12-bit:

Verilog Sequential Circuits Ibrahim Korpeoglu. Verilog can be used to describe storage elements and sequential circuits as well. So far continuous assignment.

Logic Design Review – 3 Basic Sequential Circuits Lecture L14.3 Verilog.

Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Ring Counter Discussion 11.3 Example 32.

Counters Discussion 12.1 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

4-to-1 Multiplexer: Module Instantiation Discussion D7.2 Example 5.

CS 61C Discussion 10 (1) Jaein Jeong Fall input MUX °Out = in0 * select’ + in1 * select in0in1selectout

A/D Converter Datapaths Discussion D8.4. Analog-to-Digital Converters Converts analog signals to digital signals –8-bit: 0 – 255 –10-bit: 0 – 1023 –12-bit:

Registers and Shift Registers Discussion D8.2. D Flip-Flop X 0 Q 0 ~Q 0 D CLK Q ~Q D gets latched to Q on the rising edge of the clock. Positive.

Generic Multiplexers: Parameters Discussion D7.5 Example 8.

Lessons from last lab: 1.Many had the “# skipping” problem 2.Most assumed there was something wrong with their code 3.How does one check their code? 4.SIMULATE!!

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

Digital Logic Review Discussion D8.7.

7-Segment Display DIO1 Board Verilog.

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

Designing Combinational Logic Circuits in Verilog - 2

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Registers CPE 49 RMUTI KOTAT.

Week Four Design & Simulation Example slides. Agenda Review the tiny example (Minako “logic”)from last week – look at the detailed static timing report.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0.

Final Project. System Overview Description of Inputs reset: When LOW, a power on reset is performed. mode: When LOW, NORMal mode selected When HIGH,

Motors Discussion D10.2 Chapter 15. Hans Christian Oersted (1777 – 1851) Ref:

Why segregate blocking and non-blocking assignments to separate always blocks? always blocks start when triggered and scan their statements sequentially.

Digital Electronics.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part4: Verilog – Part 2.

Figure Implementation of an FSM in a CPLD..

Supplement on Verilog FF circuit examples

Supplement on Verilog for Algorithm State Machine Chart

Lottery Speaker: Tsung-Yi Wu.

Pulse-Width Modulation (PWM)

FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]

The Verilog Hardware Description Language

Presentation transcript:

Arbitrary Waveform Discussion 12.2 Example 34

Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary waveform. s s s s s s s s State q2 q1 q0 D2 D1 D0 Present state Next state

s s s s s s s s State q2 q1 q0 D2 D1 D0 y Example q2 q1 q y = ~q2 & ~q1 | q2 & q

International Morse Code

Generating a Morse code A using a 3-bit divide-by-8 counter

K-map for finding A

module morsea ( input wire clr, input wire clk, output wire a; ); reg [2:0] q // 3-bit counter clk or posedge clr) begin if(clr == 1) q <= 0; else q <= q + 1; end assign a = ~q[1] & q[0] | q[2] & ~q[0]; endmodule

Aldec Active-HDL Simulation