Fill for Shallow Trench Isolation CMP Andrew B. Kahng 1,2 Puneet Sharma 1 Alexander Zelikovsky 3 1 ECE Department, University of California – San Diego.

Slides:



Advertisements
Similar presentations
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
DPIMM-II 2003 UCSD VLSI CAD LAB Compression Schemes for "Dummy Fill" VLSI Layout Data Robert Ellis, Andrew B. Kahng and Yuhong Zheng ( Texas A&M University.
Minimum Implant Area-Aware Gate Sizing and Placement
Reap What You Sow: Spare Cells for Post-Silicon Metal Fix Kai-hui Chang, Igor L. Markov and Valeria Bertacco ISPD’08, Pages
Dummy Feature Placement for Chemical- mechanical Polishing Uniformity in a Shallow Trench Isolation Process Ruiqi Tian 1,2, Xiaoping Tang 1, D. F. Wong.
Multi-Project Reticle Floorplanning and Wafer Dicing Andrew B. Kahng 1 Ion I. Mandoiu 2 Qinke Wang 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department, University.
Efficient Escape Routing Rui Shi, Chung-Kuan Cheng University of California, San Diego.
Chip-scale simulation of residual layer thickness uniformity in thermal NIL: evaluating stamp cavity-height and ‘dummy-fill’ selection strategies 15 October.
Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Monte-Carlo Methods for Chemical-Mechanical Planarization on Multiple-Layer and Dual-Material Models Supported by Cadence Design Systems, Inc., NSF, the.
Performance-Impact Limited Area Fill Synthesis
Fill for Shallow Trench Isolation CMP
Enhanced Resist and Etch CD Control by Design Perturbation Abstract Etch dummy features are used to reduce CD skew between resist and etch processes and.
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Practical Iterated Fill Synthesis for CMP Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UVA.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Layout-aware Scan-based Delay Fault Testing Puneet Gupta 1 Andrew B. Kahng 1 Ion Mandoiu 2 Puneet Sharma 1 1 ECE Department, University of California –
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
Defocus-Aware Leakage Estimation and Control Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments, UC San Diego.
Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng*, Kingho Tam, Jinjun Xiong.
Closing the Loop in Interconnect Analyses and Optimization: CMP Fill, Lithography and Timing Puneet Gupta 1 Andrew B. Kahng 1,2,3 O.S. Nakagawa 1 Kambiz.
Constrained Pattern Assignment for Standard Cell Based Triple Patterning Lithography H. Tian, Y. Du, H. Zhang, Z. Xiao, M. D.F. Wong Department of ECE,
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng* #, Kingho Tam, Jinjun Xiong.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
E.G.M. PetrakisBinary Image Processing1 Binary Image Analysis Segmentation produces homogenous regions –each region has uniform gray-level –each region.
Abstract A new Open Artwork System Interchange Standard (OASIS) has been recently proposed for replacing the GDSII format. A primary objective of the new.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Impact of Nanotopography on STI CMP in Future Technologies D. Boning and B. Lee, MIT N. Poduje, ADE Corp. J. Valley, ADE Phase-Shift W. Baylies, Baytech.
Copper CMP Planarization Length - MRS April 19 th, 2001 – Paul Lefevre – Page 1 DIRECT MEASUREMENT OF PLANARIZATION LENGTH FOR COPPER CHEMICAL MECHANICAL.
Multiscale Moment-Based Painterly Rendering Diego Nehab and Luiz Velho
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Engineering Statistics ENGR 592 Prepared by: Mariam El-Maghraby Date: 26/05/04 Design of Experiments Plackett-Burman Box-Behnken.
NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.
Modeling and Rendering of Metallic Patinas Julie Dorsey – MIT Pat Hanrahan – Stanford University Presentation By: Brad Jones.
1 Compacting Test Vector Sets via Strategic Use of Implications Kundan Nepal Electrical Engineering Bucknell University Lewisburg, PA Nuno Alves, Jennifer.
Quality of LP-based Approximations for Highly Combinatorial Problems Lucian Leahu and Carla Gomes Computer Science Department Cornell University.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
Autonomous Silicon Microrobots
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
Efficient Placement and Dispatch of Sensors in a Wireless Sensor Network You-Chiun Wang, Chun-Chi Hu, and Yu-Chee Tseng IEEE Transactions on Mobile Computing.
-1- UC San Diego / VLSI CAD Laboratory Optimal Reliability-Constrained Overdrive Frequency Selection in Multicore Systems Andrew B. Kahng and Siddhartha.
Brian Tang and Duane Boning MIT Microsystems Technology Laboratories
Chapter 1 & Chapter 3.
Revisiting and Bounding the Benefit From 3D Integration
Han Zhao Advisor: Prof. Lei He TA: Fang Gong
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Presentation transcript:

Fill for Shallow Trench Isolation CMP Andrew B. Kahng 1,2 Puneet Sharma 1 Alexander Zelikovsky 3 1 ECE Department, University of California – San Diego 2 CSE Department, University of California – San Diego 3 CS Department, Georgia State University

Outline Introduction and Background Introduction and Background Problem formulations Problem formulations Hexagon covering-based fill insertion Hexagon covering-based fill insertion Experiments and results Experiments and results Conclusions Conclusions

Introduction Shallow trench isolation (STI) mainstream inter-device electrical isolation technique used in all designs today Chemical mechanical planarization (CMP) critical process step in STI to remove excess deposited oxide Imperfect CMP  Loss of functional and parametric yield Post-CMP topography variation  process (esp. defocus) variation CMP is pattern dependent  fill can reduce post-CMP variability Traditional fill tile based; used with expensive reverse etchback Our goal: fill insertion method for superior post-CMP topography characteristics

CMP for STI STI mainstream CMOS isolation technology STI mainstream CMOS isolation technology In STI, substrate trenches filled with oxide surround devices or group of devices that need to be isolated Relevant process steps: Diffusion (OD) regions covered with nitride Trenches created where nitride absent and filled with oxide CMP to remove excess oxide over nitride (overburden oxide) Si OxideNitride Before CMP After Perfect CMP CMP goal: Perfectly planar nitride and trench oxide surface CMP goal: Perfectly planar nitride and trench oxide surface

CMP is Not Perfect Planarization window: Time window to stop CMP Stopping sooner leaves oxide over nitride Stopping later polishes silicon under nitride Larger planarization window desirable Step height: Oxide thickness variation after CMP Quantifies oxide dishing Smaller step height desirable CMP quality depends on nitride and oxide density CMP quality depends on nitride and oxide density  Control nitride and oxide density to enlarge planarization window and to decrease step height Failure to clear oxide Nitride erosion Oxide dishing Key Failures Caused by Imperfect CMP

  CMP is pattern dependent  Fill insertion improves planarization window and step height   Deposition bias: Oxide over nitride deposited with slanted profile  Oxide features are “ shrunk ” nitride features   Size and shape fill to control nitride and oxide density Fill Insertion Top view of layout Diffusion/Nitride Area available for fill insertion αα Oxide Nitride Shrinkage = α Top View

Outline  Introduction and Background Problem formulations Problem formulations Hexagon covering-based fill insertion Hexagon covering-based fill insertion Experiments and results Experiments and results Conclusions Conclusions

Objectives for Fill Insertion Primary goals: Enlarge planarization window Minimize step height i.e., post-CMP oxide height variation Minimize oxide density variation  Oxide uniformly removed from all regions  Enlarges planarization window as oxide clears simultaneously Maximize nitride density  Enlarges planarization window as nitride polishes slowly Objective 1: Minimize oxide density variation Objective 2: Maximize nitride density

Dual-Objective Problem Formulation Dummy fill formulation Given: STI regions where fill can be inserted Shrinkage α Constraint: No DRC violations (such as min. spacing, min.width, min. area, etc.) Objectives: minimize oxide density variation maximize nitride density

Density Variation Minimization with LP Minimize oxide density variation Use previously proposed LP- based solution Layout area divided into n x n tiles Density computed over sliding windows (= w x w tiles) Inputs: min. oxide density (|Oxide Min |) per tile  To compute: shrink design ’ s nitride features by α max. oxide density (|Oxide Max |) per tile  To compute: insert max. fill, shrink nitride features by α Output: target oxide density (|Oxide Target |) per tile Dual-objective  single-objective (nitride density) problem with oxide density constrained to |Oxide Target |

Nitride Maximization Problem Formulation Dummy fill formulation Given: STI regions where fill can be inserted Shrinkage α Constraint: No DRC violations (such as min. spacing, min.width, min. area, etc.) Target oxide density (|Oxide Target |) Objectives: maximize nitride density

Outline  Introduction and Background  Problem formulations Hexagon covering-based fill insertion Hexagon covering-based fill insertion Experiments and results Experiments and results Conclusions Conclusions

Case Analysis Based Solution Given |Oxide Target |, insert fill for max. nitride density Solution (for each tile) based on case analysis Case 1: |Oxide Target | = |Oxide Max | Case 2: Case 2: |Oxide Target | = |Oxide Min | Case 3: |Oxide Min | < |Oxide Target | < |Oxide Max | Case 1  Insert max. nitride fill Fill nitride everywhere where it can be added Fill nitride everywhere where it can be added Min. OD-OD (diffusion-diffusion) spacing ≈ 0.15µ Min. OD-OD (diffusion-diffusion) spacing ≈ 0.15µ Min. OD width ≈ 0.15µ Min. OD width ≈ 0.15µ Other OD DRCs: min. area, max. width, max. area Other OD DRCs: min. area, max. width, max. area LayoutOD-OD SpacingMin. OD Width Feature NitrideSTI WellDiffusion expanded by min. spacing Max. nitride fill Width too small } More common due to nature of LP

Case 2: Case 2: |Oxide Target | = |Oxide Min | Need to insert fill that does not increase oxide density Naïve approach: insert fill rectangles of shorter side < α Better approach: perform max. nitride fill then dig square holes of min. allowable side β  Gives higher nitride:oxide density ratio No oxide density in rounded square around a hole Cover nitride with rounded squares  no oxide density β α αNitride Hole No oxide in this region Top View Covering with rounded squares difficult  approximate rounded squares with inscribed hexagons Cover rectilinear max. nitride with min. number of hexagons

Covering Bulk Fill with Hexagons HU-Lines V-Lines HL- Lines V-Lines HU-Lines HL- Lines Key observation: At least one V-Line and one of HU- or HL- Lines of the honeycomb must overlap with corresponding from polygon Proof: In paper. (Can displace honeycomb to align one V-Line and one of HU- or HL-Line without needing additional hexagons.) Approach: Select combinations of V- and HL- or HU- Lines from polygon, overlap with honeycomb and count hexagons. Select combination with min. hexagons. Also flip polygon by 90º and repeat. Complexity: |Polygon V-Lines| x (|Polygon HL-Lines| + |Polygon HU-Lines|) x |Polygon area|  Cover max. nitride fill with hexagons, create holes in hexagon centers

Case 3: Case 3: |Oxide Min | < |Oxide Target | < |Oxide Max | Holes give high nitride:oxide density  insert max. nitride fill and create holes to reduce oxide density OK for nitride fill to contribute to oxide density  approximate rounded squares by circumscribed hexagons When max. nitride is covered with circumscribed hexagons, oxide density increases If oxide density (=outloss x max. nitride area) < |Oxide Target |  increase oxide density by filling some holes If oxide density > |Oxide Target |  decrease oxide density by partially using Case 2 solution Outloss = Oxide Area Nitride Area

Solution Summary Divide layout into tiles Divide layout into tiles Calculate Calculate |Oxide Min | and |Oxide Max | Run LP-based fill synthesis for oxide variation minimization  Get |Oxide Target | (i.e., max. oxide needed) If |Oxide Target | = |Oxide Max | (i.e., max. oxide needed)  Add max. nitride fill If |Oxide Target | = |Oxide Min | (i.e., add no more oxide)  Add max. nitride fill  Calculate inscribed hexagon size based on α and β  Cover max. nitride fill with hexagons  Create square holes in the center of hexagons If |Oxide Min | < |Oxide Target | < |Oxide Max | (i.e., general case)  Add max. nitride fill  Calculate circumscribed hexagon size based on α and β  Cover max. nitride fill with hexagons  Create square holes in the centers of hexagons  If oxide density lower than needed  fill some holes  If oxide density higher than needed  Use inscribed hexagons in some region

Outline  Introduction and Background  Problem formulations  Hexagon covering-based fill insertion Experiments and results Experiments and results Conclusions Conclusions

Experimental Setup Two types of studies Density analysis Post-CMP topography assessment using CMP simulator Comparisons between: Unfilled Tile-base fill (DRC-correct fill squares inserted) Proposed fill Our testcases: 2 large designs created by assembling smaller ones “ Mixed ” : RISC + JPEG + AES + DES 2mm x 2mm, 756K cells “ OpenRisc8 ” : 8-core RISC + SRAM 2.8mm x 3mm, 423K cells + SRAM

Layout After Fill Insertion Tiling-based fill Fill with proposed approach Inserted fill Inserted fill Design features Design features + Higher nitride density + Smaller variation in STI well size  less variation in STI stress

Density Enhancement Results Testcase: MixedTestcase: OpenRisc8 Unfilled Tiled 0.5µ/0.5µTiled 1.0µ/0.5µTiled 1.0µ/1.0µ Proposed + Significantly higher nitride density + Lower oxide density variation

Post-CMP Topography Assessment Final Max. Step Height (nm) 50.4Proposed 44.7 Tiled 0.5µ/0.5µ 42.7UnfilledOpenRisc8 53.6Proposed UnfilledMixedPlanarization Window (s) Fill Approach Testcase + Smaller step height  less oxide height variation + Larger planarization window

Outline  Introduction and Background  Problem formulations  Hexagon covering-based fill insertion  Experiments and results Conclusions Conclusions

Conclusions Imperfect STI CMP causes functional and parametric yield loss Our fill insertion approach focuses on: (1) oxide density variation minimization, and (2) nitride density maximization Large nitride fill features contribute to nitride and oxide densities, small ones to nitride only  shape fill to control both densities Proposed max. nitride fill insertion with holes to control oxide density and achieve high nitride density Results indicate significant decrease in oxide density variation and increase in nitride density over tile-based fill CMP simulation shows superior CMP characteristics, planarization window increases by 17%, and step height decreases by 9%

Acknowledgements Prof. Duane Boning and Mr. Xiaolin Xie at MIT for help with abstractions of physical CMP phenomenon and STI-CMP simulator Prof. Duane Boning and Mr. Xiaolin Xie at MIT for help with abstractions of physical CMP phenomenon and STI-CMP simulator Thank You Questions? Questions?