Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part B.

Slides:



Advertisements
Similar presentations
Autonomous Tracking Unit John Berglund Randy Cuaycong Wesley Day Andrew Fikes Kamran Shah Professor: Dr. Rabi Mahapatra CPSC Spring 1999 Autonomous.
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Outline Project overview Project-specific success criteria Block diagram Component selection rationale Packaging design Schematic and theory of operation.
Project Status Risks BOM Analysis Feasibility Designs Test Plans.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Students: Shalev Dabran Eran Papir Supervisor: Mony Orbach In association with: Spring 2005 High Speed Digital Systems Lab.
Performed by: Reshef Dahan & Yifat Manzor Instructor: Eran Segev המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
Double buffer SDRAM Memory Controller Presented by: Yael Dresner Andre Steiner Instructed by: Michael Levilov Project Number: D0713.
טכניון – מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Final A Presentation Students: Nir Sheffi Evgeny Bogokovsky Instructor: Isaschar Walter Winter 2004.
Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Yifat Manzor Reshef Dahan Instructor: Eran Segev Characterization presentation December 2003.
Fiber Channel Video Controller Students: Tsachy Kapchitz Michael Grinkrug Supervisor: Alex Gurovich in cooperation with: Elbit Systems המעבדה למערכות ספרתיות.
Performed by: Ariel Wolf & Elad Bichman Instructor: Yuri Dolgin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Performed by: Dmitry Sezganov Vitaly Spector Instructor: Stas Lapchev Artyom Borzin Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Final Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Project by : Sokolik Dmitry Instructor : Boaz Mizrahi digital lab.
Parallel Video Compression System For Satellites Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin In Cooperation.
Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Reshef Dahan Supervisor: Eran Segev.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Students: Shalev Dabran Eran Papir Supervisor: Mony Orbach In association with: Spring 2005 Electrical Engineering Laboratory.
Digital Image Stabilization 老師 : 楊士萱 學生 : 鄭馥銘. Outline Introduction Basic architecture of DIS MVI method for DIS Future work.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.
Eye-RIS. Vision System sense – process - control autonomous mode Program stora.
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.
Disassemble NXT 1. Daughterboards Display daughterboard Connector to the motherboard that you can disconnect Bluetooth daughterboard Speaker on the display.
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
MCU: Interrupts and Timers Ganesh Pitchiah. What’s an MCU ?
LZRW3 Decompressor dual semester project Characterization Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
The human eye. What you see l L H Cross Section through the Retina.
Parallel Algorithms Patrick Cozzi University of Pennsylvania CIS Spring 2012.
Parallel Algorithms Patrick Cozzi University of Pennsylvania CIS Fall 2013.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
Hardware Image Signal Processing and Integration into Architectural Simulator for SoC Platform Hao Wang University of Wisconsin, Madison.
NS Training Hardware. Print Engine Controller NS9775.
Developing an Algorithm. Simple Program Design, Fourth Edition Chapter 3 2 Objectives In this chapter you will be able to: Introduce methods of analyzing.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
A 3-D Rendering System Final Project Ben Hebert & Mayur Desai Spring 2005.
Design & Implementation VHDL ET062G & ET063G Lecture 7 Najeem Lawal 2012.
A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.
CS 351/ IT 351 Modeling and Simulation Technologies HPC Architectures Dr. Jim Holten.
Progress report of new PHENIX pilot chip Hiroyuki Kano (RIKEN) 1. Overview 2. Digital pilot ASIC and test board 3. Functionalities and test result 4. GOL.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Fundamentals of Programming Languages-II
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
8085 Microprocessor: Architecture & Support Components.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Implementing JPEG Encoder for FPGA ECE 734 PROJECT Deepak Agarwal.
BUILDING BLOCKS designed at IPHC in TOWER JAZZ CMOS Image Sensor 0.18 µm process Isabelle Valin on behalf of IPHC-PICSEL group.
Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part A.
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
Backprojection Project Update January 2002
Binary 4 File Sizes.
Introduction to Microprocessors and Microcontrollers
FIGURE 7.1 Conventional and array logic diagrams for OR gate
Architecture & Support Components
Programmable Peripheral Interface
FIGURE 1: SERIAL ADDER BLOCK DIAGRAM
Power Point on Area- 5th Grade
Presentation transcript:

Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part B

Satellite image Input Data rate from one sensor line   B/W Picture   Range – 2.5 km width   Velocity - 8 km/sec   4 Pixels per 1m ² Rate = 80 Mpix/sec Streaming Data 12-bit per pixel 5,000 pix 16,000 lines/sec 80 Mpixel image

System demands: » 80Mpix/sec input data rate. » Image width – 5000 pixel ADV202 Single compressing chip capabilities: » 27 Mpix/sec maximum input data rate » 25 MByte/sec maximum output rate » Maximum image width – 4096 pixel » Maximum image length – infinity

Solution MAIN IDEA To generate parallel processing by separating the picture to 3 compressors 1667pix 1666pix 3 16,000 lines/sec Tile

Memory ADV202 Data in System Description camera XILINX Virtex2Pro ADV202 model Checksum Generator Data Generator RESET LED Compressor Controller System

CONTROLLER

CONTROLLER block diagram Compressed data Input Data DIVIDER Compression Unit MERGER

Divider DIVIDER Compression Unit MERGER Compression Unit

Divider Simulation Results Divider Simulation Results

compression unit DIVIDER Compression Unit MERGER

25MHz Compression unit - Architecture 27MHz funnel adv_202 model comp_data buff Interrupt_generator From divider 80MHz 8 bits12 bits To/from merger To merger 80MHz

Compression unit Simulation Results

merger DIVIDER Compression Unit MERGER compressed data package header Output Output :

Merger - Architecture header generator calculator 80MHz To/from unit 0 To/from unit 2 To/from unit 1 Compressed output 25MHz

Merger – Architecture cont. calculator Interrupt from unit 0 output generator queue generator queue To\from header generator Data to/from unit 0 Data to/from unit 1 Data to/from unit 2 80MHz Interrupt from unit 2 Interrupt from unit 1 25MHz Compressed output

Merger Simulation Results

Controller Simulation Results

Testing Environment DIVIDERMERGER Comp. Unit Comp. Unit Comp. Unit Virtex2Pro Generator Check Results Memory Data in System

DIVIDERMERGER Comp. Unit Comp. Unit Comp. Unit Controller Data Generator Checksum Generator RESETLED Virtex2Pro DCM Testing Environment System

Simulation Results

Summary

Summary Cont.