S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

Slides:

Advertisements

Similar presentations

ECE 3130 – Digital Electronics and Design

Advertisements

Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 06: Verilog (2/3) Prof. Sherief Reda Division of.

Getting Started with Cadence Compiled by Ryan Johnson April 24, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT.

Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,

SP2006 CSE598A/EE597G CAD Tool Tutorial Spring 2006 CSE598A / EE597G Analog-Digital Mixed-Signal CMOS Chip Design.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

FPGA Design Flow Design Circuit Simulation Implementation Programming.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 5 - Hierarchical.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 27: Datapath Subsystems 1/3 Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 29: Datapath Subsystems 3/3 Prof. Sherief Reda Division of Engineering,

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Design and Implementation of VLSI Systems (EN1600)

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:

S. Reda EN160 SP’07 8-bit MIPS Processor EN160 Class Project May 2007.

Reconfigurable Computing (EN2911X, Fall07)

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 25: Sequential Circuit Design (3/3) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture10: Delay Estimation Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 34: Design Methods (beyond Tanner Tools) Prof. Sherief Reda Division of.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 33: Array Subsystems (PLAs/FPGAs) Prof. Sherief Reda Division of Engineering,

CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 26: Project Overview Prof. Sherief Reda Division of Engineering, Brown University.

Robust Low Power VLSI R obust L ow P ower VLSI Designing Printed Circuit Boards – PADS Logic Yousef Shakhsheer Robust Low Power VLSI.

LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

Design and Implementation of VLSI Systems (EN1600) lecture01 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.

ECE122 – Digital Electronics & Design

EE/CS 481 Spring Founder’s Day, 2008 University of Portland School of Engineering Project Golden Eagle CMOS Fast Fourier Transform Processor Team.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.

Tanner Tools Tutorial S-Edit v13.0 Tutorial.

Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.

COE 405 Design and Modeling of Digital Systems

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Programmable Logic Training Course Project Manager.

Spring 2007 W. Rhett Davis with minor editing by J. Dean Brock UNCA ECE Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 1: Introduction.

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

Bonitron A\C Demand Scheduler Alex Brown Cory Haugh Ajmer Dwivedi.

Final Assembly  Your final project chip consists of a core and a pad ring  Core is the guts  Pad ring (or pad frame) connects the guts to the outside.

Fall CS-EE 480 University of Portland School of Engineering Project Meadowlark CMOS Programmable Digital Low-Pass Filter Jennifer Galaway Jennifer.

ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.

Written by Whitney J. Wadlow

Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.

1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

Design and Documentation

ASIC Design Methodology

A MIPS R2000 Implementation

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

EEE2135 Digital Logic Design Chapter 1. Introduction

A tutorial guide to start with ISE

Meeting at CERN March 2011.

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

Design and Implementation of VLSI Systems (EN1600)

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Transistors to Gates Transistors to Gates Gateway To Technology

EE382M VLSI 1 LAB 1 DEMO FALL 2018.

Design and Implementation of VLSI Systems (EN1600)

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division of Engineering, Brown University Spring 2008

S. Reda EN1600 SP’08 S-Edit: A tool for schematic entry

S. Reda EN1600 SP’08 Add a library (SCMOS) to your design

S. Reda EN1600 SP’08 The library content (cells show up)

S. Reda EN1600 SP’08 Add a view to your design

S. Reda EN1600 SP’08 You can draw your circuit in the view canvas

S. Reda EN1600 SP’08 How to add components to the view?

S. Reda EN1600 SP’08 Create an input port

S. Reda EN1600 SP’08 Create busses (bundles) Wire (net) Wire (net) label

S. Reda EN1600 SP’08 Then label the individual wires and the buses

S. Reda EN1600 SP’08 Repeat for other signals. Make sure to label the input/output pads correctly Check your schematic

S. Reda EN1600 SP’08 Export your netlist

S. Reda EN1600 SP’08 Switch to L-Edit Load the setup and library

S. Reda EN1600 SP’08 P & R setup

S. Reda EN1600 SP’08 Then P & R

S. Reda EN1600 SP’08 Everything gets done for you! Where are the pins?

S. Reda EN1600 SP’08 Make things easier by specifying pin locations

S. Reda EN1600 SP’08 Redo P & R → the IO pads to the boundary You can extract to SPICE and continue as usual

S. Reda EN1600 SP’08 Hierarchical design in S-Edit Create a symbol out of your register schematic

S. Reda EN1600 SP’08 Now create a new view schematic in your design (slide 5)

S. Reda EN1600 SP’08 Start adding your registers as instances

S. Reda EN1600 SP’08 Then interconnect your placed components

S. Reda EN1600 SP’08 Now P & R the whole thing

S. Reda EN1600 SP’08 Overall flow Schematic capture using S-Edit P & R using L-Edit Cell library SPICE IC layout/ area Verification timing/ power design entry

Final project Your project should fit on a 1.5 x 1.5 mm 40-pin MOSIS “TinyChip” fabricated in a 0.5 µm AMI process  your project must not exceed 5000 x 5000 λ including I/O pads. Therefore, the core of your project must fit in a 3400 x 3400 λ box and have no more than 40 pins. Six pins should be dedicated to VDD/GND, so only 34 are available as I/Os. Fabrication schedule is 6 th of June. Only projects that have demonstrated to work perfectly have a chance to get fabricated. Chips come during the Fall so you have to commit to testing them when they come back. We might be limited to one design submission, so priority will be given to projects that are perfect (DRC is 100% OK, electrical verification is 100% OK, etc). S. Reda EN1600 SP’08

Project logistics There is a project report and presentation per group at the last lecture of the semester (5/5). Class project is worth 20% of your grade. You are allowed to work in groups of 2 or 3. –Grading: 15% specification 20% design schematics 10% layout 30% verification and SPICE simulations 10% final report organization 15% presentation S. Reda EN1600 SP’08

Class project suggestions and milestones Possible projects: small programmable FPGA, cache memory, error detection and correction circuits, a small CPU, digital signal processing circuits, high speed arithmetic circuits, etc. Milestones: –Wed April 9: Team and project finalization –Wed April 16: Specifications for your project well documents (block diagrams, functionality specification using pseudo-code or C/MATLAB, I/O pads, chip area estimation, etc) –Wed April 23: schematics and layouts are finalized –Wed April 30: simulations and verification is finalized –Mon May 5: Report and final presentation S. Reda EN1600 SP’08