Lecture 19, Slide 1EECS40, Fall 2004Prof. White Lecture #19 ANNOUNCEMENTS Midterm 2 Thursday Nov. 18, 12:40-2:00 pm A-L initials in F295 Haas Business.

Slides:

Advertisements

Similar presentations

Introduction to CMOS VLSI Design Lecture 1: Circuits & Layout

Advertisements

HW#10 will be posted tonight

S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.

Lecture 20, Slide 1EECS40, Fall 2004Prof. White Lecture #20 ANNOUNCEMENT Midterm 2 Thursday Nov. 18, 12:40 – 2:00 pm A-L initials in F295 Haas Business.

CMPE 118 MECHATRONICS Digital I/O Transistors and Mosfets.

EE42/100, Spring 2006Week 14a, Prof. White1 Week 14a Propagation delay of logic gates CMOS (complementary MOS) logic gates Pull-down and pull-up The basic.

Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.

Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.

Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

EE40 Lec 20 MOS Circuits Reading: Chap. 12 of Hambley

Lecture #16 OUTLINE Diode analysis and applications continued

Lecture #24 Gates to circuits

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

The metal-oxide field-effect transistor (MOSFET)

Lecture 19 ANNOUNCEMENTS OUTLINE Common-gate stage Source follower

EE105 Fall 2007Lecture 19, Slide 1Prof. Liu, UC Berkeley Lecture 19 OUTLINE Common-gate stage Source follower Reading: Chapter

Reading: Finish Chapter 6

Week 9a OUTLINE MOSFET ID vs. VGS characteristic

Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC

Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,

Lecture 12, Slide 1EECS40, Fall 2004Prof. White Midterm 1 – Tuesday Oct. 12, 2004, 12:40-2:00. Last names beginning with A-L in F295 Haas; M-Z in Sibley.

Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.

EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 21 Nov. 15, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

W. G. Oldham EECS 40 Fall 2001 Lecture 2 Copyright Regents of University of California The CMOS Inverter: Current Flow during Switching V IN V OUT V DD.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Slide 1EE100 Summer 2008Bharathwaj Muthuswamy EE100Su08 Lecture #16 (August 1 st 2008) OUTLINE –Project next week: Pick up kits in your first lab section,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

Lecture 19 OUTLINE The MOSFET: Structure and operation

ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)

Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)

Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

1 Integrated Circuits Basics Titov Alexander 25 October 2014.

CMOS DYNAMIC LOGIC DESIGN

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

1.0 INTRODUCTION  Characteristics of the active electronic components that determine the internal construction and operation of electronic circuitry.

Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (

CMOS Logic.  The CMOS Logic uses a combination of p-type and n-type Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) to implement logic gates.

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

Midterm 2 performance Full points is 48. Average is

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Static CMOS Logic Seating chart updates

EECS 270: Inside Logic Gates (CMOS)

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

Computer Organization and Design Transistors & Logic - II Montek Singh Mon, Mar 14, 2011 Lecture 9.

Week 4b, Slide 1EECS42, Spring 2005Prof. White Notes 1.Midterm 1 – Thursday February 24 in class. Covers through text Sec. 4.3, topics of HW 4. GSIs will.

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

Lecture 08: Pass Transistor Logic

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

CSE477 VLSI Digital Circuits Fall 2002 Lecture 06: Static CMOS Logic

Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2

ENG2410 Digital Design “CMOS Technology”

Lecture 19 OUTLINE The MOSFET: Structure and operation

Reading: Hambley Ch. 7 through 7.5

Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:

Reading: Hambley Ch. 7; Rabaey et al. Secs. 5.2, 5.5, 6.2.1

Lecture #18 OUTLINE Reading Continue small signal analysis

Presentation transcript:

Lecture 19, Slide 1EECS40, Fall 2004Prof. White Lecture #19 ANNOUNCEMENTS Midterm 2 Thursday Nov. 18, 12:40-2:00 pm A-L initials in F295 Haas Business School M-Z initials in Sibley auditorium Closed book, except for an 8.5 x 11 inch sheet of notes, calculator OK, no cell phones. HW 9 will be due no later than 4 pm Friday Nov. 12 because of the Veteran’s Day holiday Nov. 11 OUTLINE –The CMOS inverter (cont’d) –CMOS logic gates –The body effect Reading (Rabaey et al.) Chapter (p.220 – original book’s pagination)

Lecture 19, Slide 2EECS40, Fall 2004Prof. White Features of CMOS Digital Circuits The output is always connected to V DD or GND in steady state  Full logic swing; large noise margins  Logic levels are not dependent upon the relative sizes of the devices (“ratioless”) There is no direct path between V DD and GND in steady state  no static power dissipation

Lecture 19, Slide 3EECS40, Fall 2004Prof. White The CMOS Inverter: Current Flow during Switching V IN V OUT V DD 0 0 N: off P: lin N: lin P: off N: lin P: sat N: sat P: lin N: sat P: sat A BDE Ci i S D G G S D V DD V OUT V IN

Lecture 19, Slide 4EECS40, Fall 2004Prof. White Power Dissipation due to Direct-Path Current V DD -V T VTVT time v IN : i:i: I peak V DD 0 0 i S D G G S D V DD v OUT v IN Energy consumed per switching period: t sc

Lecture 19, Slide 5EECS40, Fall 2004Prof. White An NMOSFET is a closed switch when the input is high N-Channel MOSFET Operation NMOSFETs pass a “strong” 0 but a “weak” 1 Y = X if A and B Y = X if A or B B A X B A X YY

Lecture 19, Slide 6EECS40, Fall 2004Prof. White A PMOSFET is a closed switch when the input is low P-Channel MOSFET Operation PMOSFETs pass a “strong” 1 but a “weak” 0 Y = X if A and B = (A + B) Y = X if A or B = (AB) B A X B A X YY

Lecture 19, Slide 7EECS40, Fall 2004Prof. White Pull-Down and Pull-Up Devices In CMOS logic gates, NMOSFETs are used to connect the output to GND, whereas PMOSFETs are used to connect the output to V DD. –An NMOSFET functions as a pull-down device when it is turned on (gate voltage = V DD ) –A PMOSFET functions as a pull-up device when it is turned on (gate voltage = GND) F(A 1, A 2, …, A N ) PMOSFETs only NMOSFETs only … … Pull-up network Pull-down network V DD A1A2ANA1A2AN A1A2ANA1A2AN input signals

Lecture 19, Slide 8EECS40, Fall 2004Prof. White CMOS NAND Gate ABF A F B AB V DD

Lecture 19, Slide 9EECS40, Fall 2004Prof. White CMOS NOR Gate A F B A B V DD ABF

Lecture 19, Slide 10EECS40, Fall 2004Prof. White CMOS Pass Gate A X Y A Y = X if A

Lecture 19, Slide 11EECS40, Fall 2004Prof. White V T is a function of V SB : The “Body Effect”  is the body effect coefficient When the body-source pn junction is reverse-biased, |V T | increases. Usually, we want to minimize  so that I Dsat will be the same for all transistors in a circuit.

Lecture 19, Slide 12EECS40, Fall 2004Prof. White Example (0.25  m CMOS technology)