Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Final Presentation Part-A
What is Arduino?  Arduino is a ATMEL 168 micro-controller kit designed specially for small projects  User friendly IDE(Integrated Development Environment)
In this presentation you will:
Autonomous Helicopter: James Lyden Harris Okazaki EE 496 A project to create a system that would allow a remote- controlled helicopter to fly without user.
1 DIFFERENTIAL POLARIZATION DELAY LINE Controller FINAL REPORT D0215 Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel.
AMC – Adaptive Mirror Controller Project supervised by: Mony Orbach Project performed by: Koren Erez, Turgeman Tomer Project supervised by: Mony Orbach.
AMC – Adaptive Mirror Controller Project supervised by: Mony Orbach Project performed by: Koren Erez, Turgeman Tomer Project supervised by: Mony Orbach.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: November 23, Winter 2004.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Project Characterization Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Technion – Israel Institute Of Technology Electrical Engineering.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005.
Final Presentation 2004 Momentum Measurement Card (MMC) Project supervised by: Mony Orbach Project performed by: Hadas Preminger Uri Niv.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Asynchronous Pipelined Ring Interconnection for SoC Final Presentation One semester project, Spring 2005 Supervisor: Nitzan Miron Students: Ziv Zeev Shwaitser.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
DIFFERENTIAL POLARIZATION DELAY LINE controller Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel Institute of Technology.
AMC – Adaptive Mirror Controller Project supervised by: Mony Orbach Project performed by: Koren Erez, Turgeman Tomer Project supervised by: Mony Orbach.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
Controls Lab Interface Improvement Project #06508Faculty Advisors: Dr. A. Mathew and Dr. D. Phillips Project Objectives This work focused on the improvement.
Performed by: Uri Niv Hadas Preminger Instructor: Mony Orbach Cooperated with: Physics Dep. המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ input/output and clock inputs Sequence of control signal combinations.
Implementation of neuronetwork system on FPGA (characterization presentation) supervisor: Karina Odinaev Vyacheslav Yushin Igor Derzhavets Winter 2007.
USB Adapter for Experiment Board Created By : Itai Heller Ofir Asulin Supervised By: Mony Orbach.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
USB Adapter for Experiment Board Created By : Itai Heller Ofir Asulin Supervised By: Mony Orbach.
Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Preparing … First of all, recycle monitor power using AC power switch. Connect serial cable between your PC and monitor. (RS-232 Connector). Refer to Appendix.
Robotic Arm Controller A VLSI Implementation Team: Justin Hamann & Dave McNamara Team: Justin Hamann & Dave McNamara Advisor: Dr. Vinod Prasad Advisor:
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Performed by: Nir Engelberg & Ezequiel Hadid Instructor: Mony Orbach Cooperated with: Electrical Engineering Laboratory המעבדה למערכות ספרתיות מהירות High.
ASPPRATECH.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
The Technion Israel institute of technology Electrical Engineering Dept. HSDS lab ECU project Part A final presentation By: Ehab Shakour & Gaby Shakour.
 Purpose of our project  Get real world experience in ASIC digital design  Use same tools as industry engineers  Get practical experience in microprocessor.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Advanced Computers and Communications (ACC) Faculty Advisors: Dr. Charles Liu Dr. Helen Boussalis 10/25/20121NASA Grant URC NCC NNX08BA44A Student Assistants:
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Acceleration Based Pedometer
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
GBT Interface Card for a Linux Computer Carson Teale 1.
Autonomous Helicopter James LydenEE 496Harris Okazaki.
Jim Ng 15/1/2014 CENG4480 TUTORIAL 1. ABOUT ME Current MPhil Student supervised by Prof. Mak You can find me at Rm116 in SHB
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
Slide 1 Project 1 Task 2 T&N3311 PJ1 Information & Communications Technology HD in Telecommunications and Networking Task 2 Briefing The Design of a Computer.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.
Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,
Computer Hardware – System Unit
Encryption / Decryption on FPGA Final Presentation Written by: Daniel Farcovich ID Saar Vigodskey ID Advisor: Mony Orbach Summer.
An operating system (OS) is a collection of system programs that together control the operation of a computer system.
FSAE Engine Management System Adolfo Pereira Donald Zucaro Lee McDade Jeremy Belge Sun-Jet Liu Marcin Trelinski Advisor: Dr. Alan Nye Sponsor: FSAE Formula.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Operating Systems Overview: Using Hardware.
Design and Documentation
Computer Hardware – System Unit
IBM PC Controlled Keypunch4b
RTL Design Methodology
RTL Design Methodology
Presentation transcript:

Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006

Project Goals: Developing a Communication adapter to connect between a USB PC Port and an Experiment board.

RS232 is disappearing from the PC ’ s. We can find a USB Port in all computers today. USB supports a bigger flow of data. In addition, the existing communication adapter includes a microcontroller, which contents are unknown. Why USB instead of RS232?

Requirements : A standard adapter for all the boards in the laboratory. Support currently used applications. Hi grade of reliability.

How the system works today? 1) PC Program is loaded and the Experiment Board is turned on. 2) The student enters the board number and board type used. 3) In the PC a number is randomly chosen. 4) The PC sends to the board the board number, the board type and the randomly chosen number. 5) The communication adapter verifies the correctness of the received data. 6) The randomly chosen number is used by the Ex. Board to set the value of the different components. 7) The PC loads the expected results based on this number.

Block Diagram MIDGAMPC 9 Optional Ext. PORT PCB communication board USB adaptor & interface card USB

We have used in this project a board designed at a previous semester. It contains a USB connector which connects the PC to the FPGA. USB connector and FPGA DLPDLP MIDGAM PC CLK RST BUZZERDIP_SW Transceiv er Transceiv ers Optional Ext. PORT PCB POWER SUPPLY DRAW CYCLON FPGA EPCS

The FPGA Tasks 1. Gets the draw number, the board type and number from the pc. 2. Signals the buzzer. 3. Compares the board number and type to the numbers received from the Interface Card. 4. If it doesn ’ t match - sends an error number to the PC. 5. Fixes the component values at the board as required.

The FPGA Top Level Analog Interface DLP Operating Machine Draw Buzzer Ext. Port Write Read

Operating Machine Block The Operating Machine block is the core of the whole system. This block is synchronized with the PC application through the DLP. The Operating Machine (OM) works as following: 1. After Boot-Up, waits until the DLP sends a ready signal. 2. Reads the real Board type and Board number from the wire-up card and activate the Switch unit to read the Board type and number from the DLP.

3. Activate the switch unit to read from the DLP the number to be set at the counter. 4. Activate the buzzer unit. 5. Compare the real board type and number with those requested by the PC program and produces an error/success message: Error = 1: Real board type is different from requested. Error = 2: Real board number is different from requested. Error = 5: Real board number and type match the requested (success). 6. In case of success send to the draw unit the number to be set at the counter and activate it. 7. Activate the switch unit to send the error number to the PC through the DLP. The OM works as following (cont ’ ):

Draw Block This unit is used to set the values of the component to be used in the experiment. The draw block controls a cyclic counter placed at the experimental board. The block works as follows: 1. gets a start flag and a draw number (0-3) from the OM. 2. compares that number with the actual output of the counter. 3. if there is no match, sends a start running signal to the counter. 4. every counter cycle do step 2, until there is a match.

Other Blocks Switch Unit – Performs the read and write operations of the DLP. The unit is controlled by the OM. The reading and writing is done according to the read/write cycles of the DLP. Buzzer Unit - This unit controls the activation of the buzzer placed on the card.

The Buzzer – When the data is received from the PC, the FPGA send a signal to the buzzer, to indicate connection. The Board Number – There are lots of Boards in the lab. This is the serial number of the board. It is set by a dip-switch. The Board Type – There are different types of boards. The type is also set by a dip-switch. Other Elements

The PC Application a simple PC application has been built in order to verify the correctness of the communication adapter. The application flow chart: END Initialize USB connection Ask user for type and serial number interval Is a device connected? Ask user for desired drawn number. Send the entered numbers to the experimental board Read the result sent by the experimental board. Print on the screen the error/succeed message based on the received result Initialize USB connection No Ask user for type and serial number Yes Is a device connected? Ask user for desired drawn number. Send the entered numbers to the experimental board Read the result sent by the experimental board. Print on the screen the error/succeed message based on the received result

Summery The communication adapter operation has been tested in 2 ways: 1. by simulations using a signal generator. 2. by connecting it to a real experiment board. both were successful. Now, after the communication adapter is finished, a second team needs to create a code that is designed for the system running in the EE lab.