Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

Slides:



Advertisements
Similar presentations
Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.
Advertisements

On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.
Uli Schäfer 1 (Not just) Backplane transmission options.
5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer 1 JEM: Status and plans Production / commissioning Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Changes TIM-2->TIM-3A->TIM-3B - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
S. Dasu, University of Wisconsin September Regional Calorimeter Trigger Outline: Status of Prototypes Plans for Production Testing Plans for Integration,
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 12-May-2014.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Status of NA62 straw electronics Webs Covers Services Readout.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.
CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
L1Calo Installation Status Murrough Landon, QMUL Level-1 Calorimeter Trigger (University of Birmingham, University of Heidelberg, University of Mainz,
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
ATLAS calorimeter and topological trigger upgrades for Phase 1
LKr status R. Fantechi.
CMX Status and News - post PRR -
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
(Not just) Backplane transmission options
Presentation transcript:

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans

Uli Schäfer 2 Sum processor XC2V2000 Jet processor XC2V input modules (IM) v1.1 (XC2V1500, SCAN921260) TTCdec module Control Module (CM) v1.3 CAN VME control Fan-out of configuration lines G-link readout module (RM) v1.2 JEM1.3 (production)

Uli Schäfer 3 Minor modifications of JEM wrt pre-production modules: silk screen, pads for CLKdes2 terminators, reduced bypass capacitance on 3.3V supply due to crate supply oscillations 4 pre-production + 41 production = 45 fully functional modules to be used on ATLAS 32 in JEP crates + 13 spares ! Yield so far: 2 defective JEMs found : NO BGA issues, just one short on connector and one chip mounted in wrong orientation 8 input modules with BGA issues (replace?) 7 input modules with minor issues (rework?) small numbers of defective control and G-link modules From pre-production to production

Uli Schäfer 4 Many production issues with prototypes and pre- production All production steps have taken far longer than scheduled, minimum a factor of two Problems were reported only shortly before delivery dates, even if they were known for quite a while 3 iterations of input module PCB (impedance issues and others) 2 iterations of JEM PCB (impedance) Wrong component (SMB voltage sensor) mounted on control module Inverted tantalum on control module  rework Insufficient cleaning and drying of input modules leading to malfunction  rework Module production story

Uli Schäfer 5 Record electronic serial number JTAG B/Scan Input modules Control modules JEM main boards Flash and check CPLDs and CAN controller Basic LVDS link tests : lock / no lock to 40MHz square Acceptance tests (Bruno)

Uli Schäfer 6 Interface tests only, using counter patterns (linear ramp) Error detection mainly in firmware Basically using features built into production firmware for timing calibration Interfaces tested: LVDS inputs - ramp pattern required for timing calibration (PPM!) FIO - pattern detection required for timing calibration (not yet included in jet production firmware) DAQ and ROI links - software error detection CMM - parity detection, pattern generation (so far) in dedicated firmware For details see Markus / Andrea Full system tests with ROD readout at CERN only… “System” tests, Mainz trigger lab

Uli Schäfer 7 ship 8 crate-tested JEMs on March 19 to make a full crate of JEMs available for system tests at CERN continue production tests in Mainz (~ 2 weeks) delay further module shipment until crate situation at CERN becomes clear full JEP system tests at CERN as soon as infrastructure complete Meanwhile: cabling, crate issues, firmware, software… Plans