Regular Structures. Levelized Structures Standard Lattice Diagrams for continuous, multiple-valued and binary logic.

Slides:



Advertisements
Similar presentations
Boolean Algebra and Logic Gates
Advertisements

Switching circuits Composed of switching elements called “gates” that implement logical blocks or switching expressions Positive logic convention (active.
Reversible Gates in various realization technologies
Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection
Closure Properties of CFL's
Linear Separators.
MVI Function Review Input X is p -valued variable. Each Input can have Value in Set {0, 1, 2,..., p i-1 } literal over X corresponds to subset of values.
Fundamentals of Electric Circuits Chapter 19 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Fuzzy Reversible Logic using Toffoli-like gates. Building reversible fuzzy Toffoli gate We have to design such gate that knowing P,Q,R we will be able.
GF(4) Based Synthesis of Quaternary Reversible/Quantum Logic Circuits
A Transformation Based Algorithm for Reversible Logic Synthesis D. Michael Miller Dmitri Maslov Gerhard W. Dueck Design Automation Conference, 2003.
Calculating Spectral Coefficients for Walsh Transform using Butterflies Marek Perkowski September 21, 2005.
Marek Perkowski Reversible Logic Synthesis with Garbage Bits Lecture 6.
Regular Realization of Symmetric Binary and Ternary Reversible Logic Functions.
. Hidden Markov Model Lecture #6 Background Readings: Chapters 3.1, 3.2 in the text book, Biological Sequence Analysis, Durbin et al., 2001.
Tutorial 12 Unconstrained optimization Conjugate gradients.
LAYOUTDRIVEN SYNTHESIS FOR SUBMICRON TECHNOLOGY MAPPING EXPANSIONS TO REGULAR LATTICES Woong Hwangbo.
Marek Perkowski Reversible Logic Models: Billiard Ball and Optical Lecture 4.
Derivatives of Perkowski’s Gate k f2 g h t t De Vos gates  f1f1  A B P Q Feynman gates A B P f 2f 2  C Q R Toffoli gates Q P f 2 A C R B S D 0.
. Hidden Markov Model Lecture #6 Background Readings: Chapters 3.1, 3.2 in the text book, Biological Sequence Analysis, Durbin et al., 2001.
Rolf Drechlser’s slides used
Ternary Deutsch’s, Deutsch-Jozsa and Affine functions Problems All those problems are not published yet.
Computational Complexity, Physical Mapping III + Perl CIS 667 March 4, 2004.
Lattice Diagrams using Reed-Muller Logic Shim, Hee Jun.
April 25, A Constructive Group Theory based Algorithm for Reversible Logic Synthesis.
2002/10/08 SeonPil Kim Layout-Driven Synthesis For Submicron Technology : Mapping Expansions To Regular Lattices High Level Synthesis Homework #2.
Homework Your task is to design a regular structure such as Kronecker Lattice or Shannon Lattice using modern Quantum Dot Cellular Automata technology.
Taylor Expansion Diagrams (TED): Verification EC667: Synthesis and Verification of Digital Systems Spring 2011 Presented by: Sudhan.
Quantum Behaviors: synthesis and measurement Martin Lukac Normen Giesecke Sazzad Hossain and Marek Perkowski Department of Electrical Engineering Portland.
Design of Regular Quantum Circuits
Anuj Dawar.
 2000 M. CiesielskiPTL Synthesis1 Synthesis for Pass Transistor Logic Maciej Ciesielski Dept. of Electrical & Computer Engineering University of Massachusetts,
ECE 667 Synthesis and Verification of Digital Systems
Copyright © Cengage Learning. All rights reserved. CHAPTER 2 THE LOGIC OF COMPOUND STATEMENTS THE LOGIC OF COMPOUND STATEMENTS.
Grover’s Algorithm in Machine Learning and Optimization Applications
New Approach to Quantum Calculation of Spectral Coefficients Marek Perkowski Department of Electrical Engineering, 2005.
Research Potential We should develop a set of unified standardized CAD tools for synthesizing, verifying, testing and simulating of quantum computers.
Sequential circuit design
Logic Gates Circuits to manipulate 0’s and 1’s. 0’s and 1’s used for numbers Also to make decisions within the computer. In that context, 1 corresponds.
Introduction While it may not be efficient to write out the justification for each step when solving equations, it is important to remember that the properties.
Copyright © Cengage Learning. All rights reserved. 1 Functions and Limits.
Algebra Problems… Solutions Algebra Problems… Solutions © 2007 Herbert I. Gross Set 20 By Herbert I. Gross and Richard A. Medeiros next.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
June 10, Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs Tomasz S. Czajkowski and Stephen D. Brown University of Toronto.
CS1Q Computer Systems Lecture 8
REVERSIBLE LOGIC SYNTHESIS. Overview of the Presentation 1. Introduction 2. Design of a Reversible Full-adder Circuit.
Copyright © 2001, S. K. Mitra Digital Filter Structures The convolution sum description of an LTI discrete-time system be used, can in principle, to implement.
Copyright © 2010 Pearson Education, Inc. All rights reserved Sec
Copyright © 2004 by Miguel A. Marin1 COMBINATIONAL CIRCUIT SYNTHESIS CLASSIC TWO-LEVEL CIRCUIT SYNTHESIS MULTILEVEL-CIRCUIT SYNTHESIS FACTORIZATION DECOMPOSITION.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
1 Lecture 6 BOOLEAN ALGEBRA and GATES Building a 32 bit processor PH 3: B.1-B.5.
Graphs A ‘Graph’ is a diagram that shows how things are connected together. It makes no attempt to draw actual paths or routes and scale is generally inconsequential.
Problem Reduction So far we have considered search strategies for OR graph. In OR graph, several arcs indicate a variety of ways in which the original.
ALGORITHMS.
Digital Logic Circuits (Part 1) Computer Architecture (Fall 2006)
CS1Q Computer Systems Lecture 8
Manufacture Testing of Digital Circuits
CLASSICAL LOGIC SRFPGA layout With I/O pins.
Topics 1 Specific topics to be covered are: Discrete-time signals Z-transforms Sampling and reconstruction Aliasing and anti-aliasing filters Sampled-data.
Copyright © Cengage Learning. All rights reserved. 1 Functions and Limits.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.
Very good news for People who know Reed-Muller Logic 1.Quantum XOR 1.Quantum XOR is the most important gate in Quantum Logic 2.Synthesis of Quantum Circuits.
Prof. Sin-Min Lee Department of Computer Science
Kerntopf Gate and Regular Structures for Symmetric Functions
Signals and Systems Lecture 3
ECE 352 Digital System Fundamentals
Design of new quantum primitives
ECE 352 Digital System Fundamentals
Presentation transcript:

Regular Structures

Levelized Structures

Standard Lattice Diagrams for continuous, multiple-valued and binary logic

Patented by Pierzchala and Perkowski 1994/1999 Lattice Structure for Multivalued and Binary Logic Realizes every binary symmetric function Realizes every non- symmetric function by repeating variables Realizes piece-wise linear multivalued functions

Lattice Structure for Multivalued and Binary Logic Cell has three inputs and two outputs Both outputs have the same function 01 red nose beard red eyes PerkowskiJeske Zakrevskij Al-Rabadi Multivalued variables Binary input variables Multi-valued output variable

Lattice Structure for Multivalued and Binary Logic 01 Redness of nose in interval [3,4] Length of beard an odd number Redness of eyes in intervals [2,4] or [7,9] PerkowskiJeske Zakrevskij Al-Rabadi Multivalued variables Multi-valued output variable binary

Lattice Structure for Multivalued and Binary Logic 01 A>B C<D E=G PerkowskiJeske Zakrevskij Al-Rabadi Multivalued input variables Multi-valued output variable binary Multivalued input variables

Lattice Structure for Multivalued and Binary Logic 01 A>B C<D E=G PerkowskiJeske Zakrevskij Al-Rabadi Multivalued input variables Multi-valued output variable Multivalued input variables A BA B C>0 E 0 E<G and G<0 C DC D E GE G Cell has 4 inputs and 2 outputs Can we make the cell reversible?

Control left right output 0 value - value 1 - value value Control left right Control right left We want to make this cell reversible output Values not separated

Control left right Controlright left Let us try to repeat control variable in output output output1 Still not separated

Control left right Controlright left Repeating variables will not help output output1 Now it works! output2

This means that we added another MUX left Control right output output1 Control right left output output1 output2

…. And we reinvented the Fredkin Gate ….!!! But how to use it in a Lattice?

Lattice Structure for Binary Logic 01 A B C F = S 1,3 (A,B,C) S0S0 S1S1 S2S2 S3S3

0 1 2 A PS RQ B CD A P Q R S D C B D C B Q S R A P (a) (b) (c)

x1x1 x2x2 x3x

D R S Q B C A P x1x1 x2x2 x3x3 x1x1 x2x2 x3x

Notation for Fredkin Gates 01 A 0101 CB PQR A P BC QR (a) (b)

Three Types of General Expansions 01 A f f0f0 f1f1 f and A f 0 and f 1 g,h and A g 1 A+h 0 A’ g1g1 h A g 1 A+h 0 A’ A g h 10 g 0 A’+h 1 A g, h, and A g 0 A’+h 1 A and g 1 A+h 0 A’ Forward Shannon Reverse Shannon Reversible Shannon (a) (b) (c) hoho g

* + * + * + * + …... cici f1f1 f2f2 f3f3 f4f4 k1k1 k2k2 k3k3 k4k4 k5k5 k6k6 Previous levels next levels Other same level

* + * + * + * + …... f1f1 f2f2 f3f3 k1k1 k2k2 k3k3 k4k4 k5k5 k6k6 Previous levels next levels Other same level f4f4 cici

01 X Y Z 101 f garbage g garbage fggf hi hfgfgh YZ X X X X

X Y Z = =0=1= X YZ

Reversible Lattice Structure for Binary Logic 01 A B C F = S 1,3 (A,B,C) S0S0 S1S1 S2S2 S3S3 G waste F waste

Two-Dimensional Lattice Diagrams for reversible logic

Three Types of General Expansions f 01 A f0f0 f1f1 f and A f 0 and f 1 Forward Shannon

Three Types of General Expansions g,h and A g 1 A+h 0 A’ g1g1 h A g 1 A+h 0 A’ Reverse Shannon (b) hoho g

Three Types of General Expansions g 1 A+h 0 A’ A g h 10 g 0 A’+h 1 A g, h, and A g 0 A’+h 1 A and g 1 A+h 0 A’ Reversible Shannon

a + + a c b x y b c  ab c   ab a a Third stage of decompositio n: Feynman gate Second stage of decomposition: Reversible Expansion for Fredkin gate First stage of decomposition: Feynman gate Realization of Toffoli Gate from Fredkin and Feynman Gates

a + + a c b x y b c  ab c   ab a a First stage of composition: Feynman gate Second stage of composition: Reversible Expansion for Fredkin gate Third stage of composition: Feynman gate Realization of Toffoli Gate from Fredkin and Feynman Gates

f garbage g 1010 Z fg X garbage gf h i Y 1 garbage hfgfgh YZ X - - X YZ X X

cofactor permuter To distinguish this new general decomposition from the well- known decompositions of Ashenhurst, Curtis or Shannon, we call it the Multi-purpose Portland Decomposition, the MP-decomposition for short.

Generalization We mapped the logic function to a lattice structure of geometrical connections there is nothing in our method to map to only this kind of structure we can map to any selected regular structure we can also map to a irregular structure with arbitrary connections

Generalizations of Fredkin gate Observe, that this definition of the gate does not specify the type of signals. Thus they can be binary, multi-valued, fuzzy, continuous or complex. The only requirement is that the relation of order (<) is defined on them It is interesting and important that a single reversible gate in binary logic has many generalizations in multiple-valued logic.

Generalizations of Fredkin gate Because it has been shown in [1] that there are many multiple-valued and multi-output (k>3) generalizations of Fredkin gate, the name “modified” assigned by Picton is not correct. The generalization invented by him we will call the Picton Gate, while generalization of Fredkin- like gates we call “new gates”.

Generalizations of Fredkin gate The exhaustive list of families of all such permutative multi-valued gates (both Shannon- like and Davio-like) has been presented in [1] and even more families in [18]. These of the “new gates” that use multiplexers only are similar to the original Fredkin gate but they use multiple-valued multiplexers. Such multiplexers have been already realized in many technologies, including super-pass transistors [9], so building these new gates should be also possible.

Generalizations of Fredkin gate We believe therefore that they are good candidates for future reversible multiple-valued nano-technologies. The new generalization of Fredkin gate using multi-valued logic has additional advantages and is simpler. Let us observe, that equations for the binary 4 * 4 binary Fredkin gate can be rewritten as follows: P = A, Q = if A=1 then C else if A=0 then B, R = if A=1 then B else if A=0 then D, S = if A=1 then D else if A=0 then C Now, it can be easily generalized to a 4 * 4 ternary gate as follows: P = A, Q = if A=2 then B else if A=1 then C else if A=0 then D, R = if A=2 then C else if A=1 then D else if A=0 then B, S = if A=2 then D else if A=1 then B else if A=0 then C

Reversible Lattice Structure for Binary Logic Advantages regular structure binary Fredkin Gate planar structure (good for Quantum Logic) Easy algorithmic creation Reasonable waste Disadvantages Variable ordering? Symmetrization? Waste still exist Should be patented!

Do you remember that there are other binary expansions? All Binary Expansions Shannon - S Flipped Shannon - fS Positive Davio - pD Negative Davio - nD Flipped Positive Davio - fpD Flipped Negative Davio - fnD Ideas Fredkin = what about these? …. I checked some of them to work

Do you remember that there are other component functions of reversible gates All Binary Balanced Expansions: ….. Linear functions - L Negations - N Majorities - M Ideas Fredkin = what about these? …. I checked some of them to work

As you see, this opens a very broad area of research that will lead to invention of new reversible gates and regular structures that use them Easy way to become a pioneer: Investigate all combinations Use genetic programming or other search methods to build structures and map functions to them There is a place for many researchers Nobody does this research But this was only for binary What about multivalued, fuzzy, arithmetic or other logics?

…. And we reinvented the Fredkin Gate ….!!! But what about the variant with two control signals?

Multi-valued Fredkin Gate MVFG is described by equations: P = A Q = B R = C if A < B else R = D S = D if A < B else S = C ABCDABCD PQ RSPQ RS >= ABCDABCD PQ RSPQ RS < A < B

Lattice Structure for Multivalued and Binary Logic 01 PerkowskiJeske Zakrevskij Al-Rabadi Multivalued input variables Multi-valued output variable Multivalued input variables A BA B C DC D E GE G Cell has 4 inputs and 4 outputs Cell is reversible! MV and Generalized MV Fredkin waste

Multi-valued logic generates less signals Hence it generates less waste Of course, it generates also less power, less connections and is easier to test

The real-life functions are multi-output. Thus, there exists an opportunity to re-use some waste functions in other output functions This is a tough problem. I do not know now how to solve it! The main open research problem We need some group creativity

Generalized Multi-valued Fredkin Gate ABCDABCD PQ RSPQ RS < A < B Select other pairs of MUX-type functions Select other pairs of VAR-type and NOT- type functions Select other function of two variables

Generalized Multi-valued Fredkin Gate The number of these gates is astronomical We need both computer generation and some intelligence, simply generating them all would be a nonsense Very wide area of research It will give hints to gate designers what to look for

Let us go back to our fundamental invention….. What if we resign from oblique buses?

Buses are removed and each cell is programmed individually….. Some regularity is lost!

D’ C B A 3 3*A*B*C*D’ X Y Z V 2 2*Z*V B B 1 A 1 * A’ * B’

The general levelized method can assume any structure of the layout, thus any order and choice of input signals of successive Reversible Shannon expansions. Assuming other type of structure, cascade or non-planar lattice with intersecting signals, this other type of structure would be created. For arbitrary structures, however, the method requires small modification: if the structure is too constrained, the structural equations have no solutions or the algorithm loops.

This happens, for instance, when a Maitra Cascade structure is assumed for a function that is not Maitra- realizable. It happens also when we assume a levelized circuit of too narrow a bandwidth Thus the algorithm must be modified to deal with these special cases. Finally, our general approach will work also for irregular structures. In such case, any pair of signals can be the inputs to the Reversible Shannon Expansion, regardless of their order. The signals are paired to give the smallest evaluated total complexity for the level.

Arbitrary symmetric function can be realized in a lattice without repeated variables. Arbitrary (non-symmetric) function can be realized in a lattice with repeated variables (so-called symmetrization). Similar property exist for the presented method. This method terminates for arbitrary function, assuming that the variables are repeated in levels. Thus, if the leafs of the lattice are not constants after expanding for all input variables, some of these variables are used again in new levels of expansions, which we call variable repetition. Interestingly, the functions that do not require variable repetition in the Reversible Shannon Lattices are not symmetric functions. We work on the characterization of the functions realizable in these structures without repetitions and respective synthesis algorithms.

We can impose during joining the structure of the three dimensional lattice. Such lattice is typical for some crystals. There are also several other three-dimensional structures corresponding to other types of bonds or constraints that exist in Nature (for example, quantum dot computers). This leads to very many new circuit types, which are reversible and multi-valued generalizations of Shannon Lattices, Kronecker Lattices, Fat Trees, and many other structures introduced in the past.

Future Work Several realizations of reversible and quantum logic, such as for instance quantum dots, involve a geometrical space. –For instance, in the quantum dot model this space is two- dimensional. Here we propose to create three-dimensional regular structures, because our physical world is three dimensional. Layout-driven synthesis We plan to design these structures in CMOS and Optical technologies. Software