Lab 5 Multiplexer and 7-Segment Display Module M7.3.

Slides:

Advertisements

Similar presentations

Modulo-N Counters Module M10.4 Section 7.2.

Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

Documentation Standards

System Digital Encoder, Decoder, and Contoh Penerapanya.

ECE 2372 Modern Digital System Design

CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.

Code Converters, Multiplexers and Demultiplexers

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Counter Circuits and VHDL State Machines

Multiplexers Lecture L6.4 Section 6.4.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

2’s Complement 4-Bit Saturator

Verilog Lab This presentation includes some material that is selected from BUCKNELL VERILOG HANDBOOK. Instructor: Dr. Charles Liu Prepared by John Ren.

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.

COMBINATIONAL CIRCUITS USING TTL 74XX ICS

Combinational Logic Design

Dewan Tanvir Ahmed SITE, UofO

Capacitance Sensor Project

Figure 1.1 The Altera UP 3 FPGA Development board

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.

ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.

Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,

StateCAD FPGA Design Workshop. For Academic Use Only Presentation Name 2 Objectives After completing this module, you will be able to:  Describe how.

The Transistor A transistor is an automatic switch. It can only be on or off. base emitter collector 0.7 V When the transistor is on, current flows from.

1 4-Integrating Peripherals in Embedded Systems (cont.)

Introduction to Digital Works. The Digital Works Window.

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Lab 6 Module M8.3. EXPERIMENT 6: Adder/Subtractor PRE-LAB 1.Read and understand text Sec. 6.2, Adders and Subtractors, pages Using textbook.

CSE 171 Introduction to Digital Logic and Microprocessors Prof. Richard E. Haskell 115 Dodge Hall.

This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

displayCtrlr Specification

Reaction Timer Project

CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

Code Converters, Multiplexers and Demultiplexers

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps

Magnitude Comparator Dr. Ahmed Telba.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

11 EENG 1920 Introduction to VHDL. 22 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

CSE 171 Lab 11 Digital Voltmeter.

BCD S EVEN SEGMENT D ECODER. I NTRODUCTION  A Decoder IC, is a device which converts one digital format into another and the most commonly used device.

Teaching Digital Logic courses with Altera Technology

Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.

ECE 3450 M. A. Jupina, VU, 2016 Capacitance Sensor Project Goal: Creation of a digital capacitance sensor circuit where a variation in capacitance changes.

Code Converters, Multiplexers and Demultiplexers

DIGITAL 2 EKT 221 Date : Lecture : 2 hrs. Today’s Outline:  Multi-Level Combinational Logic  Lab1 – Overview (refer to Altera UP2 Manual)

CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.

Tutorial 9 Module 8 – 8.1,8.2,8.3. Question 1 Distinguish between vectored and non-vectored interrupts with an example Build a hardware circuit that can.

DIGITAL ELECTRONICS THEME 2: Combinational Logic Circuits. Decoders, Multiplexers, De-multiplexers, Code converters. For combinational logic the values.

Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.

Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.

ECE 3130 Digital Electronics and Design

Figure 1.1 The Altera UP 1 CPLD development board.

This chapter in the book includes: Objectives Study Guide

Combinational Circuits

More Devices: Control (Making Choices)

Combinational Logic Circuits

CSE 171 Lab 11 Digital Voltmeter.

Digital System Design Combinational Logic

Prof. Onur Mutlu ETH Zurich Spring March 2019

Presentation transcript:

Lab 5 Multiplexer and 7-Segment Display Module M7.3

EXPERIMENT 5: Multiplexer and 7-Segment Display PRE-LAB 1.Study text Sec. 6.5, Code Converters, pages Write an ABEL program called MuxDisp that includes a 4-line 2x1 MUX with inputs X and Y and output Z (see Lab 4) plus a 7-segment decoder as described in the lecture module M7.2. The input X = [X3..X0] should be connected to switches S1 (the left-most 4 switches) and the input Y = [Y3..Y0] should be connected to switches S2 (the right-most 4 switches). The eight LEDs should record the settings of the corresponding eight switches. The output of the multiplexer, Z = [Z3..Z0], is the input to the 7-segment decoder. The select line of the multiplexer, S, should be connected to the pushbutton switch. Connect the pushbutton switch to the decimal point of the 7- segment display. Complete the following set of test vectors and add them to the end of your ABEL program.

test_vectors ([X,Y,S] -> Z) [12,0,0] -> ; [8,4,1] -> ; [13,1,0] -> ; [9,5,1] -> ; [15,3,0] -> ; [11,7,1] -> ; [14,2,0] -> ; [10,6,1] -> ; Print out a copy of the file MuxDisp.abl.

LAB 1.Create a directory called under C:\CSE171 on the computer you are using in the lab. Create a new project called Lab5 using the Xilinx Project Navigator program. (See the Lab 2 tutorial for details.) Add your program MuxDisp.abl to the project by using Project->Add Copy of Source… on the Project Navigator toolbar. Compile your program by double-clicking Generate Programming File.

2.Select MuxDisp-vectors in the Sources in Project window. Double-click Generate Blif Simulation Report under Simulation Reports in the Processes for Current Source window. Double-click View Blif Simulation Report under Generate Blif Simulation Report. If there are no errors, print out this Blif Simulation Report. 3.Select MuxDisp.abl in the Sources in Project window. Program the Xilinx XC9508PC84 CPLD on the PLDT-1 board by double-clicking Configure Device (iMPACT) and then right-clicking on the picture of the Xilinx chip.

4.Test your circuit by setting the toggle switches on the PLDT-1 digital logic trainer board to the following values. For each value, record the binary values displayed in LEDs 5 to 8 and the hex values displayed in the 7-segment display with the push-button switch both released and depressed. Report these results in your lab report. ' ' ________ ' ' ________ ' ' ________ ' ' ________ ' ' ________ ' ' ________ ' ' ________ ' ' ________ push button releasedpush button depressed toggle switch 7-segment 7-segment values display display

5. Demonstrate your completed multiplexer and 7- segment display circuit to your lab instructor and obtain your lab instructor's signature for your work on the.abl listing for the program MuxDisp.abl. 6. Include the following in the lab report: a. A listing of your file, MuxDisp.abl. b. A listing of the Blif Simulation Report. c. A copy of the file, PLDT1PinOuts.doc. d. A copy of the results from the table in Part 4 above. 7.Delete the directory C:\CSE171\ that you created at the beginning of this lab.