A Static Test Compaction Technique for Combinational Circuits Based on Independent Fault Clustering Yahya E. Osais & Aiman H. El-Maleh King Fahd University.

Slides:



Advertisements
Similar presentations
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Advertisements

1 A Random Access Scan Architecture to Reduce Hardware Overhead Anand S. Mudlapur Vishwani D. Agrawal Adit D. Singh Department of Electrical and Computer.
Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,
Simulated Evolution Algorithm for Multi- Objective VLSI Netlist Bi-Partitioning Sadiq M. Sait, Aiman El-Maleh, Raslan Al-Abaji King Fahd University of.
Aiman El-Maleh, Ali Alsuwaiyan King Fahd University of Petroleum & Minerals, Dept. of Computer Eng., Saudi Arabia Aiman El-Maleh, Ali Alsuwaiyan King Fahd.
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits Aiman El-Maleh and Khaled Al-Utaibi King Fahd University of Petroleum & Minerals.
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
RGB Intensity Based Variable- Bits Image Steganography 2008 IEEE Asia-Pacific Services Computing Conference (APSCC 2008) 1 st International Workshop on.
Finite State Machine State Assignment for Area and Power Minimization Aiman H. El-Maleh, Sadiq M. Sait and Faisal N. Khan Department of Computer Engineering.
Efficient Static Compaction Algorithms for Combinational Circuits Based on Test Relaxation Yahya E. Osais Advisor: Dr. Aiman H. El-Maleh Members: Dr. Sadiq.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Aug 11, 2006Yogi/Agrawal: Spectral Functional ATPG1 Spectral Characterization of Functional Vectors for Gate-level Fault Coverage Tests Nitin Yogi and.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.
Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
October 8, th Asian Test Symposium 2007, Biejing, China XXXXX00XXX XX000101XXXXXXXXXXXXX0XXX1X0 101XXX1011XXXXXX0XXX XX000101XXXXXXXXXXXXX0XXX1XX.
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count- Directed Clustering Aiman El-Maleh and Saqib Khurshid King Fahd University.
A Hybrid Test Compression Technique for Efficient Testing of Systems-on-a-Chip Aiman El-Maleh King Fahd University of Petroleum & Minerals, Dept. of Computer.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
An Efficient Test Data Reduction Technique Through Dynamic Pattern Mixing Across Multiple Fault Models 2011 VLSI Test Symposium S. Alampally 1, R. T. Venkatesh.
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Test Set Compaction for Sequential Circuits Computer Engineering, KFUPM Test Set Compaction for Sequential Circuits based on Test Relaxation M.S Thesis.
A Geometric-Primitives-Based Compression Scheme for Testing Systems-on-a-Chip Aiman El-Maleh 1, Saif al Zahir 2, Esam Khan 1 1 King Fahd University of.
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 101 Lecture 10 Combinational ATPG and Logic Redundancy n Redundancy identification n Redundancy removal.
1 Enhancing Performance of Iterative Heuristics for VLSI Netlist Partitioning Dr. Sadiq M. Sait Dr. Aiman El-Maleh Mr. Raslan Al Abaji. Computer Engineering.
1 AN EFFICIENT TEST-PATTERN RELAXATION TECHNIQUE FOR SYNCHRONOUS SEQUENTIAL CIRCUITS Khaled Abdul-Aziz Al-Utaibi
Computer Engineering Department Research Profile Dr. Sadiq M. Sait Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Sadiq.
A Digitally Programmable Highly Linear Active-RC Filter by Hussain Alzaher Electrical Engineering Department King Fahd University of Petroleum & Minerals.
Combinational Logic Design
On Timing- Independent False Path Identification Feng Yuan, Qiang Xu Cuhk Reliable Computing Lab, The Chinese University of Hong Kong ICCAD 2010.
Testimise projekteerimine: Labor 2 BIST Optimization
VLSI Testing Lecture 7: Combinational ATPG
L i a b l eh kC o m p u t i n gL a b o r a t o r y Yield Enhancement for 3D-Stacked Memory by Redundancy Sharing across Dies Li Jiang, Rong Ye and Qiang.
March 8, 2006Spectral RTL ATPG1 High-Level Spectral ATPG for Gate-level Circuits Nitin Yogi and Vishwani D. Agrawal Auburn University Department of ECE.
1 Fitting ATE Channels with Scan Chains: a Comparison between a Test Data Compression Technique and Serial Loading of Scan Chains LIRMM CNRS / University.
An Iterative Heuristic for State Justification in Sequential Automatic Test Pattern Generation Aiman H. El-MalehSadiq M. SaitSyed Z. Shazli Department.
Scalable Symbolic Model Order Reduction Yiyu Shi*, Lei He* and C. J. Richard Shi + *Electrical Engineering Department, UCLA + Electrical Engineering Department,
European Test Symposium, May 28, 2008 Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI Kundan.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
CAS 721 Course Project Minimum Weighted Clique Cover of Test Set By Wei He ( )
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
In-Place Decomposition for Robustness in FPGA Ju-Yueh Lee, Zhe Feng, and Lei He Electrical Engineering Dept., UCLA Presented by Ju-Yueh Lee Address comments.
A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Wei-Cheng Lien 1, Kuen-Jong Lee 1 and Tong-Yu.
Output Grouping-Based Decomposition of Logic Functions Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University.
Multiple-Vector Column-Matching BIST Design Method Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University.
Fast and Efficient Static Compaction of Test Sequences Based on Greedy Algorithms Jaan Raik, Artur Jutman, Raimund Ubar Tallinn Technical University, Estonia.
MOSFET Current-Voltage Characteristics COE 360 Principles of VLSI Design Dr. Aiman El-Maleh Computer Engineering Department King Fahd University of Petroleum.
11 Yibo Lin 1, Xiaoqing Xu 1, Bei Yu 2, Ross Baldick 1, David Z. Pan 1 1 ECE Department, University of Texas at Austin 2 CSE Department, Chinese University.
Delay Optimization using SOP Balancing
VLSI Testing Lecture 7: Combinational ATPG
Optimal Redundancy Removal without Fixedpoint Computation
Pattern Compression for Multiple Fault Models
Fault Models, Fault Simulation and Test Generation
Esam Ali Khan M.S. Thesis Defense
VLSI Testing Lecture 7: Combinational ATPG
Aiman H. El-Maleh Sadiq M. Sait Syed Z. Shazli
Automatic Test Pattern Generation
Veeraraghavan Ramamurthy
MS Thesis Defense Presentation by Mustafa Imran Ali COE Department
Delay Optimization using SOP Balancing
Resource Allocation for Distributed Streaming Applications
Test Data Compression for Scan-Based Testing
A Random Access Scan Architecture to Reduce Hardware Overhead
Presentation transcript:

A Static Test Compaction Technique for Combinational Circuits Based on Independent Fault Clustering Yahya E. Osais & Aiman H. El-Maleh King Fahd University of Petroleum & Minerals, Computer Engineering Department, Dhahran 31261, Saudi Arabia

2 Outline Motivation Research problem & contribution Taxonomy of static compaction algorithms Test vector decomposition Independent fault clustering Experimental results Conclusion

3 Motivation Rapid advancement in VLSI led to SoC. Testing SoCs requires large amount of data. Impact on testing time & memory requirements of test equipment. Challenges: –Reduce amount of test data. –Reduce time a defective chip spends on a tester.

4 Research Problem & Contribution Static compaction for combinational circuits.Static compaction for combinational circuits. –Reduce the size of a test set as much as possible. ContributionsContributions –Test vector decomposition. Test vector can be eliminated if its components can be moved to other test vectors. –Efficient static compaction algorithm. Independent fault clustering.

5 Taxonomy of Static Compaction Algorithms Static Compaction Algorithms for Combinational Circuits Redundant Vector Elimination Test Vector Addition & Removal Test Vector Modification Set Covering Test Vector Reordering Essential Fault Pruning Based on ATPG Essential Fault Pruning Based on ATPG Merging Based on Relaxation Based on Raising Test Vector Decomposition IFC CBCGraph Coloring

6 Test Vector Decomposition Decompose a test vector into its atomic components. Employ relaxation per a fault. t p = & F p = {f 1,f 2,f 3 } –(f 1,01xxxx) –(f 2,0x01xx) –(f 3,x1xx10) Compaction modeled as graph coloring.

7 Independent Fault Clustering Preliminaries Two faults are independent if they cannot be detected by a single test vector. Two faults are compatible if their components are compatible. A set of faults is independent (IFS) if no two faults can be detected by the same test vector. A set of faults is compatible (CFS) if all faults can be detected by the same test vector.

8 Independent Fault Clustering Algorithm Description Fault simulate T without fault dropping. Match essential faults: –Extract atomic component c f from t. –Map to c f CFS. Find IFSs. Match remaining faults: –Extract atomic component c f from t  T f. –Map c f to CFS.

9 Independent Fault Clustering Illustrative Example Fault ComponentFault DetectedTest Vector xxx1xx0xxxf1f1 0xx11x0x10v1v1 0xxx1xxxx0f2f2 0xxxxx0x10fe3fe3 x0x1xxxxxxf1f1 10x1xxxx00v2v2 1xxxxxxx00fe4fe4 10x1xxxxxxfe5fe5 0xx0xxxxxxfe6fe6 0xx0xxx00xv3v3 xxxxxxx00xfe7fe7 x11xxxxxx0f2f2 111xxxx0x0v4v4 11xxxxx0xxfe8fe8 xx000xxxxxf9f9 xx000x11x1v5v5 xx0xxx11x1f e 10 xxx0xxxx1xf9f9 x0x01xxx1xv6v6 x0x01xxxxxf e 11

10 Independent Fault Clustering Illustrative Example After Merging Components After Mapping IFSsAfter Mapping Essential Faults Cluster Test VectorFault Component FaultFault Component Fault 00x01x0x100xxxxx0x10f3f3 f3f3 1 0xx0xxxxxxf6f6 f6f6 x0x01xxxxxf 11 x0x01xxxxxf 11 0xxx1xxxx0f2f2 10x1xx00001xxxxxxx00f4f4 f4f4 2 10x1xxxxxxf5f5 f5f5 xxxxxxx00xf7f7 f7f7 xxx1xx0xxxf1f xx0xx11xxxxx0xxf8f8 f8f8 3 xx000xxxxxf9f9 xx0xxx11x1 f 10 xx0xxx11x1f 10 4 IFS 1 ={f 1,f 9 } IFS 2 ={f 2 }

11 FC# DFs# CFs# TVs# Gates# Outputs# InputsCct c c c s f s f s208.1f s3271f s3330f s3384f s38417f s38584f s4863f s5378f s6669f s9234.1f Experimental Results Benchmark Circuits

12 Experimental Results Results by RM, GC, and IFC IFCGCRMROFCct Time (sec.)# TVsTime (sec.)# TVs# Comp# TVs c c c s f s f s208.1f s3271f s3330f s3384f s38417f s38584f s4863f s5378f s6669f s9234.1f

13 Experimental Results Results by Iterative IFC Iterative IFCIFCCct Time (sec.)# Iterations# TVs c c c s f s f s208.1f s3271f s3330f s3384f s38417f s38584f s4863f s5378f s6669f s9234.1f

14 Experimental Results Summary of Results GC computes smaller test sets. –As much as 11.9% smaller compared to RM. –1% for c2670; 9.5% for s38584f; 11.9% for s4863f. Results by IFC are better compared to RM & GC. –Improvement over RM: 3% for s208.1f – 37.5% for s38584f –Improvement over GC: 1.4% for s3384f – 31% for s38584f –Runtime of IFC is better than that of GC. Iterative IFC improves over RM: 3% %e.g. 35.8% for s38417f Iterative IFC improves over IFC: 1.6% %e.g. 14.5% for s38584f

15 Conclusion Static compaction based on Independent Fault Clustering (IFC) has been proposed. IFC is based on test vector decomposition. IFC has achieved an improvement of as much as 37.5% over random merging. Iterative IFC has achieved an improvement of as much as 46.6% over random merging and 17.2% over IFC.