Design and Implementation of VLSI Systems (EN1600) lecture02 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Lecture 0: Introduction
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 28 Field-Effect Transistors.
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
NAME OF FACULTY : MR. Harekrushna Avaiya DEPARTMENT: E.C. (PPI-1ST) BASIC ELECTRONICS.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –
S. RossEECS 40 Spring 2003 Lecture 13 SEMICONDUCTORS: CHEMICAL STRUCTURE Start with a silicon substrate. Silicon has 4 valence electrons, and therefore.
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
Lecture 11: MOS Transistor
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Introduction to CMOS VLSI Design Lecture 0: Introduction
Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture 10: PN Junction & MOS Capacitors
Lecture #16 OUTLINE Diode analysis and applications continued
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
The metal-oxide field-effect transistor (MOSFET)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
Design and Implementation of VLSI Systems (EN0160) lecture03 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
EE105 Fall 2011Lecture 3, Slide 1Prof. Salahuddin, UC Berkeley Lecture 3 OUTLINE Semiconductor Basics (cont’d) – Carrier drift and diffusion PN Junction.
S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
Introduction Integrated circuits: many transistors on one chip.
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
Transistors Three-terminal devices with three doped silicon regions and two P-N junctions versus a diode with two doped regions and one P-N junction Two.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Qualitative Discussion of MOS Transistors. Big Picture ES220 (Electric Circuits) – R, L, C, transformer, op-amp ES230 (Electronics I) – Diodes – BJT –
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Chapter 4. Diodes. Copyright  2004 by Oxford University Press, Inc. Diode Simple non-linear device 2 terminal device, uni- or bi-directional current.
Audio Amplifiers. Question: If you install a pocket radio’s batteries backward, it won’t work because its 1.speaker will move the wrong direction. 2.parts.
Drift and Diffusion Current
Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.
SEMICONDUCTOR DEVICES. Diodes as a semiconductor devices Symbol and Structure Diodes is made by joining p-types and n- types semiconductor materials.
Chapter 5: Field Effect Transistor
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Qualitative Discussion of MOS Transistors. Big Picture ES230 – Diodes – BJT – Op-Amps ES330 – Applications of Op-Amps – CMOS Analog applications Digital.
Class 02 DICCD Transistors: Silicon Transistors are built out of silicon, a semiconductor Pure silicon is a poor conductor (no free charges) Doped.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
Introduction to MOS Transistors Section Selected Figures in Chapter 15.
 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.
MOSFET Placing an insulating layer between the gate and the channel allows for a wider range of control (gate) voltages and further decreases the gate.
Full-Wave (Bridge) Rectifier
1 Other Transistor Topologies 30 March and 1 April 2015 The two gate terminals are tied together to form single gate connection; the source terminal is.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Introduction to CMOS Transistor and Transistor Fundamental
Semiconductors. O A Semiconductor is a material whose resistivity is between that of a good conductor and a good insulator. O Examples of materials which.
Ruth Doyle - Intel Ireland Introduction to Transistors Objectives of Lecture 1.Review of Depletion Regions and IV curves 2.Description of PN, NPN and PNP.
Intrinsic. N-Type P-Type The Diode and PN Junction.
course Name: Semiconductors
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
Transistors According to Dictionary.com a transistor is:
Introduction to CMOS VLSI Design Lecture 0: Introduction.
Presentation transcript:

Design and Implementation of VLSI Systems (EN1600) lecture02 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison Wesley – Rabaey Pearson]

Impact of doping on silicon resistivity dope with phosphorous or arsenic  n-type dope with boron  p-type silicon  atoms in cm 3 Resistivity 3.2  10 5 Ωcm 1 atom in billion  88.6 Ωcm 1 atom in million  Ωcm 1 atom in thousand  Ωcm 1 atom in billion  Ωcm 1 atom in million  Ωcm 1 atom in thousand  Ωcm  Electrons are more mobile/faster than holes

What happens if we sandwich p & n types? n p A B Al One-dimensional representation  In equilibrium, the drift and diffusion components of current are balanced; therefore the net current flowing across the junction is zero.

PN-junction regions of operation In reverse bias, the width of the depletion region increases. The diode acts as voltage-controlled capacitor. A forward bias decreases the potential drop across the junction. As a result, the magnitude of the electric field decreases and the width of the depletion region narrows.

nMOS and pMOS transistors nMOS transistorpMOS transistor Each transistor consists of a stack of a conducting gate, an insulating layer of silicon dioxide and a semiconductor substrate (body or bulk) Body is typically groundedBody is typically at supply voltage

nMOS transistor g=0: When the gate is at a low voltage (V GS < V TN ):  p-type body is at low voltage  source and drain-junctions diodes are OFF  transistor is OFF, no current flows g=1: When the gate is at a high voltage (V GS ≥ V TN ):  negative charge attracted to body  inverts a channel under gate to n-type  transistor ON, current flows, transistor can be viewed as a resistor

nMOS pass ‘0’ more strongly than ‘1’ Why does ‘1’ pass degraded?

pMOS transistor g=0: When the gate is at a low voltage (V GS < V TP ):  positive charge attracted to body  inverts a channel under gate to p-type  transistor ON, current flows g=1: When the gate is at a high voltage (V GS ≥ V TP ):  negative charge attracted to body  source and drain junctions are OFF  transistor OFF, no current flows

pMOS pass ‘1’ more strongly than ‘0’ Why does ‘0’ pass degraded?

An nMOS and pMOS make up an inverter pMOS + nMOS = CMOS

More CMOS gates What is this gate function? What’s wrong about this design?

3-input NANDs What are the advantages of CMOS circuit style?

Series-Parallel Combinations

What are the transistor schematics of the NOR gate?

AOI

Transmission gate