Design Technology Center National Tsing Hua University Flash Memory Built-In Self-Test Using March-Like Algorithms Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang.

Slides:

Advertisements

Similar presentations

Fault Coverage Analysis of RAM Test Algorithms

Advertisements

COEN 180 Flash Memory.

MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz

Memory Test. Built-In Self Test (BIST) Introduction for Memory Test.

Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.

A Case for Refresh Pausing in DRAM Memory Systems

Memory Address Decoding

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement National Tsing Hua University Hsinchu, Taiwan Chin-Lung Su, Yi-Ting Yeh,

TM This document is strictly confidential and proprietary of SMIC. It must not be copied or used for any purpose other than for reference only, and SMIC.

Presenter: Jyun-Yan Li A Software-Based Self-Test Methodology for On-Line Testing of Processor Caches G. Theodorou, N. Kranitis, A. Paschalis, D. Gizopoulos.

Aiman El-Maleh, Ali Alsuwaiyan King Fahd University of Petroleum & Minerals, Dept. of Computer Eng., Saudi Arabia Aiman El-Maleh, Ali Alsuwaiyan King Fahd.

An Efficient Test Relaxation Technique for Synchronous Sequential Circuits Aiman El-Maleh and Khaled Al-Utaibi King Fahd University of Petroleum & Minerals.

BIST for Logic and Memory Resources in Virtex-4 FPGAs Sachin Dhingra, Daniel Milton, and Charles Stroud Electrical and Computer Engineering Auburn University.

May 17, 2007North Atlantic Test Workshop (NATW) 2007, May 16-18, Boxborough, Massachusetts 1 Nitin Yogi and Vishwani D. Agrawal Auburn University Department.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical.

Flash Memory Fault Modeling and Test Algorithm Development

1 Lecture 16B Memories. 2 Memories in General Computers have mostly RAM ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.

Die-Hard SRAM Design Using Per-Column Timing Tracking

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

Lecture 27 Memory and Delay-Fault Built-In Self-Testing

Evaluation of Redundancy Analysis Algorithms for Repairable Embedded Memories by Simulation Laboratory for Reliable Computing (LaRC) Electrical Engineering.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 151  Memory market and memory complexity  Notation  Faults and failures  MATS+ March Test  Memory.

March 17, 2008Southeastern Symposium on System Theory (SSST) 2008, March 16-18, New Orleans, Louisiana 1 Nitin Yogi and Dr. Vishwani D. Agrawal Auburn.

Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )

Laboratory for Reliable Computing (LaRC) Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Flash Memory Built-In.

1 At-Speed BISR Analyzer for Embedded Word-Oriented Memories Xiaogang Du Sudhakar M. Reddy ECE Department University of Iowa 17 th International Conference.

Ugur Kalay, Marek Perkowski, Douglas Hall Universally Testable AND-EXOR Networks Portland State University Speaker: Alan Mishchenko.

Copyright 2005, Agrawal & BushnellLecture 8: Memory Test1  Memory organization  Memory test complexity  Faults and fault models  MATS+ march test 

1 Lecture 16B Memories. 2 Memories in General RAM - the predominant memory ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.1 General Structure Unit Under Test Data Compressor Data Generator Comparator Display.

March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.

1 AN EFFICIENT TEST-PATTERN RELAXATION TECHNIQUE FOR SYNCHRONOUS SEQUENTIAL CIRCUITS Khaled Abdul-Aziz Al-Utaibi

Chapter 6 Memory and Programmable Logic Devices

Laboratory of Reliable Computing Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Flash Memory Built-in Self-Test with.

Decoder Mano Section 4.9. Outline Decoder Applications Verilog.

File system support on Multi Level Cell (MLC) flash in open source April 17, 2008 Kyungmin Park Software Laboratories Samsung Electronics.

Testimise projekteerimine: Labor 2 BIST Optimization

Defining Anomalous Behavior for Phase Change Memory

Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

Presenter: Jyun-Yan Li A software-based self-test methodology for in-system testing of processor cache tag arrays G. Theodorou, N. Kranitis, A. Paschalis.

1 COMP541 Memories - I Montek Singh Feb 29, 2012.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Memory testing.

A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Adviser ：蔡亮宙 Student ；蔡政宏.

2010 IEEE ICECS - Athens, Greece, December1 Using Flash memories as SIMO channels for extending the lifetime of Solid-State Drives Maria Varsamou.

Energy-Efficient Cache Design Using Variable-Strength Error-Correcting Codes Alaa R. Alameldeen, Ilya Wagner, Zeshan Chishti, Wei Wu,

EE141 VLSI Test Principles and Architectures Ch. 8 - Memory Testing & BIST - P. 1 1 Chapter 8 Memory Testing and Built-In Self-Test.

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

Canary SRAM Built in Self Test for SRAM VMIN Tracking

EE141 VLSI Test Principles and Architectures Ch. 9 - Memory Diagnosis & BISR - P. 1 1 Chapter 9 Memory Diagnosis and Built-In Self-Repair.

Digital Design: Principles and Practices

+ CS 325: CS Hardware and Software Organization and Architecture Memory Organization.

Design of Advanced Erase Mechanism for NOR Flash EEPROM Amit Berman, June 2006 Intel Corporation.

Testing of ROM. Functional faults: 1.Main SAF; 2.Amplifier SAF; 3.R/W line SAF; 4.Selection CS SAF; 5.Data line SAF; 6.Data line interruption; 7.Data line.

TOPIC : Different levels of Fault model UNIT 2 : Fault Modeling Module 2.1 Modeling Physical fault to logical fault.

Physical Memory and Physical Addressing By Alex Ames.

A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Wei-Cheng Lien 1, Kuen-Jong Lee 1 and Tong-Yu.

Carnegie Mellon University, *Seagate Technology

Digital Logic & Design Dr.Waseem Ikram Lecture No. 43.

POWER OPTIMIZATION IN RANDOM PATTERN GENERATOR By D.Girish Kumar 108W1D8007.

Memory Test. - Stuck-at faults, - Transition faults, - Coupling faults, - Decoder faults, - Read/Write Logic faults. Types of faults afecting RAMs:

Array Multiplier Haibin Wang Qiong Wu. Outlines Background & Motivation Principles Implementation & Simulation Advantages & Disadvantages Conclusions.

Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu

VLSI Testing Lecture 10: Memory Test

Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques Yu Cai, Saugata Ghose, Yixin Luo, Ken.

VLSI Testing Lecture 10: Memory Test

Testing Analog & Digital Products Lecture 8: Memory Test

A Novel Cache-Utilization Based Dynamic Voltage Frequency Scaling (DVFS) Mechanism for Reliability Enhancements *Yen-Hao Chen, *Yi-Lun Tang, **Yi-Yu Liu,

Presentation transcript:

Design Technology Center National Tsing Hua University Flash Memory Built-In Self-Test Using March-Like Algorithms Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang Cheng, Yung-Fa Chou, Chih-Tsun Huang, and Cheng-Wen Wu

flash2.03/cww2 Outline  Flash Memory Testing Issues  Target Fault Models  Flash Memory Test Algorithms  Built-In Self-Test (BIST)  Experimental Results  Conclusions

flash2.03/cww3 Flash Memory Test Issues  Reliability issues Disturbances: inadvertent change of the cell content due to reading or programming another cell Over-erasing: overstressed cell after erase, leading to unreliable program operation Endurance: capability of maintaining the stored information within specified operation count Retention: capability of maintaining the stored information within specified time limit  Long program/erase time  Test access for embedded flash memory  ATE price is high, and grows rapidly

flash2.03/cww4 Flash Memory Specific Faults  IEEE Standard 1005, “Definitions and Characterization of Floating Gate Semiconductor Arrays”, defines the disturbance conditions  Flash memory functional fault models Word-line Program Disturbance (WPD) Word-line Erase Disturbance (WED) Bit-line Program Disturbance (BPD) Bit-line Erase Disturbance (BED) Over Erase (OE) Read Disturbance (RD) Program operation Erase operation Read operation

flash2.03/cww5 Conventional RAM Faults  Several conventional RAM fault models are also considered useful for testing flash memory Stuck-At Fault (SAF)  Cell or line sticks at 0 or 1 Transition Fault (TF)  Cell fails to transit from 0 to 1 or 1 to 0 Stuck-Open Fault (SOF)  Cell not accessible due to broken line State Coupling Fault (CFst)  Coupled cell is forced to 0 or 1 if coupling cell is in given state Address-Decoder Fault (AF)  A functional fault in the address decoder

flash2.03/cww6 Bit-Oriented Test Algorithm  Conventional March tests can not detect all flash specific faults  No (w1) operation in flash technology  Proposed March Flash-Test (March FT) Regular, easier to generate, covering more functional faults and do not rely on the array geometry or layout topology NotationOperations fErase/Flash w0Program r1 or r0Read 1 or 0 NotationAddress Sequence Ascending Descending Ascending or Descending

flash2.03/cww7 Word-Oriented Test Algorithm  Word-oriented memory may have intra-word faults  Add simple test with multiple standard backgrounds to cover intra-word faults  Number of backgrounds is log 2 (m)+1 m : word width  Example (m = 4): “0000” is solid background“0011” & “0101” are standard backgrounds

flash2.03/cww8 Fault Simulator  RAMSES-FT

flash2.03/cww9 Flash March [VTS2001] GPD 100% GED 100% DPD 100% DED 100% OE 100% RD 0% SAF 100% TF 100% SOF 50% AF 100% CFst 75% Test Complexity 2F + 2NP + 4NR Test Time sec Simulation Results  Bit-oriented memory simulation result (128Kb flash memory) March FT (proposed) GPD 100% GED 100% DPD 100% DED 100% OE 100% RD 100% SAF 100% TF 100% SOF 100% AF 100% CFst 100% Test Complexity 2F + 2NP + 6NR Test Time sec Assume F=190ms, P=8us, R=50ns, and N =128K

flash2.03/cww10 Simulation Results  Word-oriented memory simulation result (128Kx4 flash memory, 4-bit words) March FT (With standard backgrounds) GPD 100% GED 100% DPD 100% DED 100% OE 100% RD 100% SAF 100% TF 100% SOF 100% AF 100% CFst 100% Test Complexity 6F + 6NP + 10NR Test Time sec Assume F=190ms, P=8us, R=50ns, and N=128K March FT (Only solid background) GPD 100% GED 100% DPD 100% DED 100% OE 100% RD 100% SAF 100% TF 100% SOF 100% AF 95.2% CFst 97.6% Test Complexity 2F + 2NP + 6NR Test Time sec

flash2.03/cww11 BIST Case I  A 4Mb (512K x 8) embedded flash memory

flash2.03/cww12 BIST Case II  A commodity 1Mb (128K x 8) flash memory

flash2.03/cww13 Experimental Results Embedded FlashCommodity Flash Chip Memory Size512K bytes128K bytes Mass Erase Time200ms190ms Byte Program Time20us8us Erase Penalty2.5ms1us Program Penalty21us1us Scrambling TypeDataAddress Built-In Test Algorithm March FT (Only solid background) March FT (With standard background) Hardware Overhead3.2%2.28% Testing Time sec13sec

flash2.03/cww14Conclusions  Bit-oriented and word-oriented flash memory test algorithms proposed  Flash memory BIST circuit developed and implemented  Flash memory fault simulator also developed  Future work Diagnostics and built-in self-repair