1 Effect of Increasing Chip Density on the Evolution of Computer Architectures R. Nair IBM Journal of Research and Development Volume 46 Number 2/3 March/May.

Slides:



Advertisements
Similar presentations
School of Engineering & Technology Computer Architecture Pipeline.
Advertisements

Intel Multi-Core Technology. New Energy Efficiency by Parallel Processing – Multi cores in a single package – Second generation high k + metal gate 32nm.
TU/e Processor Design 5Z0321 Processor Design 5Z032 Computer Systems Overview Chapter 1 Henk Corporaal Eindhoven University of Technology 2011.
Computer Architecture & Organization
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas.
Extending the Unified Parallel Processing Speedup Model Computer architectures take advantage of low-level parallelism: multiple pipelines The next generations.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 1 Fundamentals of Quantitative Design and Analysis Computer Architecture A Quantitative.
VLSI Trends. A Brief History  1958: First integrated circuit  Flip-flop using two transistors  From Texas Instruments  2011  Intel 10 Core Xeon Westmere-EX.
Instruction Level Parallelism (ILP) Colin Stevens.
Computational Astrophysics: Methodology 1.Identify astrophysical problem 2.Write down corresponding equations 3.Identify numerical algorithm 4.Find a computer.
ENGS 116 Lecture 11 ENGS 116 / COSC 107 Computer Architecture Introduction Vincent H. Berk September 24 th, 2008 Reading for Friday: Chapter 1.1 – 1.4,
Chapter 1. Introduction This course is all about how computers work But what do we mean by a computer? –Different types: desktop, servers, embedded devices.
Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scalability 36th International Symposium on Computer Architecture Brian Rogers †‡, Anil Krishna.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
ENGS 116 Lecture 11 ENGS 116 / COSC 107 Computer Architecture Introduction Vincent H. Berk September 21, 2005 Reading for Friday: Chapter 1.1 – 1.4, Amdahl.
1 CS402 PPP # 1 Computer Architecture Evolution. 2 John Von Neuman original concept.
ECE 510 Brendan Crowley Paper Review October 31, 2006.
EE141 © Digital Integrated Circuits 2nd Introduction 1 The First Computer.
Computing Platform Benchmark By Boonyarit Changaival King Mongkut’s University of Technology Thonburi (KMUTT)
Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 1 Fundamentals of Quantitative Design and Analysis Computer Architecture A Quantitative.
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas Fall 2010.
GPU Programming with CUDA – Accelerated Architectures Mike Griffiths
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
2007 Sept 06SYSC 2001* - Fall SYSC2001-Ch1.ppt1 Computer Architecture & Organization  Instruction set, number of bits used for data representation,
1 The Performance Potential for Single Application Heterogeneous Systems Henry Wong* and Tor M. Aamodt § *University of Toronto § University of British.
Multi Core Processor Submitted by: Lizolen Pradhan
1 Memory Technology Comparison ParameterZ-RAMDRAMSRAM Size11.5x4x StructureSingle Transistor Transistor + Cap 6 Transistor Performance10.5x2x.
3G Single Core Modem A New Telecommunications Device Group 4: Warren Irwin, Austin Beam, Amanda Medlin, Rob Westerman, Brittany Deardian.
Multi-core architectures. Single-core computer Single-core CPU chip.
Multi-Core Architectures
Led the WWII research group that broke the code for the Enigma machine proposed a simple abstract universal machine model for defining computability devised.
EECS 318 CAD Computer Aided Design LECTURE 1: Introduction.
1 Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy.
Computer Architecture II CSC/CPE 315 Where software and hardware finally meet Prof. Franklin Chapter 1 – Fabrication.
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
[Tim Shattuck, 2006][1] Performance / Watt: The New Server Focus Improving Performance / Watt For Modern Processors Tim Shattuck April 19, 2006 From the.
3/15/2002CSE Final Remarks Concluding Remarks SOAP.
Advanced Computer Architecture Fundamental of Computer Design Instruction Set Principles and Examples Pipelining:Basic and Intermediate Concepts Memory.
Compiling Several Classes of Communication Patterns on a Multithreaded Architecture Gagan Agrawal Department of Computer and Information Sciences Ohio.
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Present – Past -- Future
Authors – Jeahyuk huh, Doug Burger, and Stephen W.Keckler Presenter – Sushma Myneni Exploring the Design Space of Future CMPs.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
A Common Machine Language for Communication-Exposed Architectures Bill Thies, Michal Karczmarek, Michael Gordon, David Maze and Saman Amarasinghe MIT Laboratory.
Tolerating Communication and Processor Failures in Distributed Real-Time Systems Hamoudi Kalla, Alain Girault and Yves Sorel Grenoble, November 13, 2003.
DSP base-station comparisons. Second generation (2G) wireless 2 nd generation: digital: last decade: 1990’s Voice and low bit-rate data –~14.4 – 28.8.
Computer Architecture Lecture 26 Past and Future Ralph Grishman November 2015 NYU.
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
1 Adapted from UC Berkeley CS252 S01 Lecture 18: Reducing Cache Hit Time and Main Memory Design Virtucal Cache, pipelined cache, cache summary, main memory.
ISA's, Compilers, and Assembly
ECE 252 / CPS 220 Advanced Computer Architecture I Reading Discussion 1 Benjamin Lee Electrical and Computer Engineering Duke University
Self-Tuned Distributed Multiprocessor System Xiaoyan Bi CSC Operating Systems Dr. Mirela Damian.
Christopher Han-Yu Chou Supervisor: Dr. Guy Lemieux
Architecture & Organization 1
CS775: Computer Architecture
Lecture 2: Performance Today’s topics: Technology wrap-up
Architecture & Organization 1
Computer Architecture Lecture 4 17th May, 2006
The Memory-Processor Gap
What is Computer Architecture?
Computer Evolution and Performance
The University of Adelaide, School of Computer Science
The University of Adelaide, School of Computer Science
Lecture 20 Parallel Programming CSE /27/2019.
Utsunomiya University
Presentation transcript:

1 Effect of Increasing Chip Density on the Evolution of Computer Architectures R. Nair IBM Journal of Research and Development Volume 46 Number 2/3 March/May 2002

2 International Roadmap for Semiconductors (1999)

3 A Billion Transistors on a Chip “What functions will be expected of billion- transistor chips, and how will they be organized?” Move Memory closer to the processors (physically speaking) System on a Chip – integration on the same chip of varied structures such as processors, DRAM, sensors, and transducers

4 Processor Evolution New generations depending on prediction algorithms Performance benefit decreasing Sometimes simpler is better!

5 The Current Techniques (Benchmarks) Increasing pipeline depth and frequency Fewer applications responding well

6 Cellular Architectures Little communication overhead between threads Connectionist architecture – large number of processors with little memory Advantages –Off-the-shelf commodity parts –Use existing compilers –Possibilities of redundancy

7 System-on-a-Chip Integrate functions that are outside processor Reduce communication costs between elements Current state – performance decrease when combining technologies on one die Help with clock skew

8 Conclusions Convergence of processors Less focus on more computation power Scalable, distributed computing