Non-tree Routing for Reliability & Yield Improvement A.B. Kahng – UCSD B. Liu – Incentia I.I. Mandoiu – UCSD Work supported by Cadence, MARCO GSRC, and.

Slides:



Advertisements
Similar presentations
ECE Longest Path dual 1 ECE 665 Spring 2005 ECE 665 Spring 2005 Computer Algorithms with Applications to VLSI CAD Linear Programming Duality – Longest.
Advertisements

OCV-Aware Top-Level Clock Tree Optimization
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Provably Good Global Buffering by.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
A.B. Kahng, Ion I. Mandoiu University of California at San Diego, USA A.Z. Zelikovsky Georgia State University, USA Supported in part by MARCO GSRC and.
1 EL736 Communications Networks II: Design and Algorithms Class8: Networks with Shortest-Path Routing Yong Liu 10/31/2007.
© Yamacraw, 2001 Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability A. Zelikovsky GSU Joint work with C. Alpert.
Toward Better Wireload Models in the Presence of Obstacles* Chung-Kuan Cheng, Andrew B. Kahng, Bao Liu and Dirk Stroobandt† UC San Diego CSE Dept. †Ghent.
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
CSC 2300 Data Structures & Algorithms April 17, 2007 Chapter 9. Graph Algorithms.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA/UCSD) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Practical Approximation Algorithms.
Recent Development on Elimination Ordering Group 1.
Placement of Integration Points in Multi-hop Community Networks Ranveer Chandra (Cornell University) Lili Qiu, Kamal Jain and Mohammad Mahdian (Microsoft.
Pipelining and Retiming 1 Pipelining  Adding registers along a path  split combinational logic into multiple cycles  increase clock rate  increase.
ABSTRACT We consider the problem of buffering a given tree with the minimum number of buffers under load cap and buffer skew constraints. Our contributions.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (Georgia Tech/UCLA) S. Muddu (Silicon Graphics) A. Zelikovsky (Georgia State) Provably Good Global.
Provably Good Global Buffering Using an Available Buffer Block Plan F. F. Dragan (Kent) A. B. Kahng (UCLA) I. Mandoiu (Gatech) S. Muddu (Silicon graphics)
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
An Approximation Algorithm for Requirement cut on graphs Viswanath Nagarajan Joint work with R. Ravi.
Symmetric Connectivity With Minimum Power Consumption in Radio Networks G. Calinescu (IL-IT) I.I. Mandoiu (UCSD) A. Zelikovsky (GSU)
Continuous Retiming EECS 290A Sequential Logic Synthesis and Verification.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
Circuit Simulation Based Obstacle-Aware Steiner Routing Yiyu Shi, Paul Mesa, Hao Yu and Lei He EE Department, UCLA Partially supported by NSF Career Award.
Cost-Based Tradeoff Analysis of Standard Cell Designs Peng Li Pranab K. Nag Wojciech Maly Electrical and Computer Engineering Carnegie Mellon University.
UMass Lowell Computer Science Analysis of Algorithms Prof. Karen Daniels Fall, 2004 Lecture 5 Wednesday, 10/6/04 Graph Algorithms: Part 2.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 FLUTE: Fast Lookup Table Based RSMT Algorithm.
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
Decision Procedures An Algorithmic Point of View
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
1 SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects Qiang Xu and Yubin Zhang Krishnendu Chakrabarty The Chinese.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
A Faster Approximation Scheme for Timing Driven Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, and Charles J. Alpert** *Dept of ECE, Michigan Technological.
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.
Fujitsu Labs, January 20, 2003 Non-tree Routing for Reliability and Yield Improvement Ion Mandoiu CSE Department, UC San Diego Joint work with A.B. Kahng.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
Column Generation By Soumitra Pal Under the guidance of Prof. A. G. Ranade.
CS223 Advanced Data Structures and Algorithms 1 Maximum Flow Neil Tang 3/30/2010.
Implicit Hitting Set Problems Richard M. Karp Erick Moreno Centeno DIMACS 20 th Anniversary.
New algorithms for Disjoint Paths and Routing Problems
© Yamacraw, Fall 2002 Power Efficient Range Assignment in Ad-hoc Wireless Networks E. Althous (MPI) G. Calinescu (IL-IT) I.I. Mandoiu (UCSD) S. Prasad.
Prof. Shiyan Hu Office: EERC 518
1 Slides by Yong Liu 1, Deep Medhi 2, and Michał Pióro 3 1 Polytechnic University, New York, USA 2 University of Missouri-Kansas City, USA 3 Warsaw University.
1 EE5900 Advanced Embedded System For Smart Infrastructure Static Scheduling.
A Two-Phase Linear programming Approach for Redundancy Problems by Yi-Chih HSIEH Department of Industrial Management National Huwei Institute of Technology.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
Ion I. Mandoiu, Vijay V. Vazirani Georgia Tech Joseph L. Ganley Simplex Solutions A New Heuristic for Rectilinear Steiner Trees.
Retiming EECS 290A Sequential Logic Synthesis and Verification.
VLSI Physical Design Automation
1.3 Modeling with exponentially many constr.
Analysis of Algorithms
Quality of Service in Multimedia Distribution
Buffered tree construction for timing optimization, slew rate, and reliability control Abstract: With the rapid scaling of IC technology, buffer insertion.
Algorithms for Budget-Constrained Survivable Topology Design
1.3 Modeling with exponentially many constr.
Chapter 6 Network Flow Models.
CSE 373: Data Structures and Algorithms
Fast Min-Register Retiming Through Binary Max-Flow
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

Non-tree Routing for Reliability & Yield Improvement A.B. Kahng – UCSD B. Liu – Incentia I.I. Mandoiu – UCSD Work supported by Cadence, MARCO GSRC, and NSF

2 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Outline Motivation for non-tree routing Problem formulation Exact solution by integer programming Greedy heuristic Experimental results

3 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Motivation for Redundant Interconnect Manufacturing defects increasingly difficult to control in nanometer processes  Cannot expect continued decreases in defect density Defects occur at  Front end of the line (FEOL), i.e., devices  Back end of the line (BEOL), i.e. interconnect and vias In nanometer processes BEOL defects are increasingly dominant  Aluminum interconnects etched  defect modality = short faults  Copper interconnects deposited  defect modality = open faults

4 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Catastrophic Interconnect Faults  Open faults = missing material (or extra oxide where via should be formed)  Short faults = Extra material (or missing oxide)

5 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Opens vs. Shorts - Probability of Failure Open faults are significantly more likely to occur opens shorts Defect size (Source: de Gyvez, SLIP01)

6 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Opens vs. Shorts - Critical Area (CA) Shorts Opens (Source: de Gyvez, SLIP01) Open fault CA larger than short fault CA

7 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Reliability Improvement Approaches Reduction of short critical area  Conservative design rules  Decompaction  Effective in practice! Reduction of open critical area  Wider wires  Non-tree interconnect  How effective? What are the tradeoffs involved? Related work  [McCoy-Robins 1995, Xue-Kuh 1995] non-tree interconnect for delay and skew reduction  2-Edge-Connectivity Augmentation (E2AUG)

8 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Our Contributions Post-processing approach to non-tree routing for reliability improvement  One net at a time  Easy to integrate in current flows  Most appropriate for large non-critical nets Compact integer program, practical up to 100 terminals Faster, near-optimal greedy heuristic Experimental study including comparison with best E2AUG heuristics and SPICE verification of delay and process variability

9 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Problem Formulation Manhattan Routed Tree Augmentation (MRTA) Problem Given:  Tree T routed in the Manhattan plane  Feasible routing region FRR  Wirelength increase budget W Find:  Augmenting paths A within FRR Such that:  Total length of augmenting paths is less than W  Total length of biconnected edges in T  A is maximum Wirelength increase budget used to balance open CA decrease with short CA increase

10 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Allowed Augmenting Paths (A)Paths parallel to tree edges (A) (B) (B) Paths connecting tree nodes (including corners) (C) (C) Paths connecting tree nodes or “projections” of tree nodes onto adjacent tree edges (D) (D) Arbitrary paths on the Hanan grid defined by tree nodes and FRR corners Given routed tree Augmenting paths

11 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Hanan Grid Theorem Theorem: MRTA has an optimum solution on the Hanan grid defined by tree nodes and FRR corners. Sliding in at least one direction is not decreasing biconnectivity Re-embedding along Hanan grid does not decrease biconnectivity

12 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Hanan Grid Theorem Theorem: MRTA has an optimum solution on the Hanan grid defined by tree nodes and FRR corners. Sliding in at least one direction is not decreasing biconnectivity Re-embedding along Hanan grid does not decrease biconnectivity

13 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement MRTA vs. 2-Edge-Connectivity Augmentation 2-Edge-Connectivity Augmentation (E2AUG) Problem Given weighted graph G=(V,E) and spanning tree T, find minimum weight A  E s.t. T  A is 2-edge-connected, i.e., cannot be disconnected by removal of a single edge E2AUG can be solved by performing binary search on WL increase budget of MRTA  MRTA is NP-hard Differences between MRTA and E2AUG  WL increase budget  Geometric context (Manhattan plane with obstacles)  “ Partial ” parallel edges  Steiner points (paths of type C and D)

14 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Integer Linear Program (type A-C paths) Total biconnected length Subject to: Wirelength budget e biconnected if  p connecting T u & T v {e|x e =1} gives augmenting paths {e|y e =1} gives biconnected tree edges P = set of -- at most O(n 2 ) -- augmenting paths WL budget is fully utilized by (implicit) parallel paths

15 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Integer Linear Program (type D paths) Subject to H = Hanan grid defined tree nodes and FRR corners Exponentially many cut constraints  Fractional relaxation can still be solved using the ellipsoid algorithm

16 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Input : Routed tree T, wirelength budget W, feasible routing region, set V of allowed augmenting path endpoints Output: Augmented routing T  A, with l(A) ≤ W 1. A = {}; mark all edges of T as bridges 2. Compute augmenting path lengths between every u,v  V by |V| Dijkstra calls 3. Compute length of bridges on tree path between every u,v  V by |V| DFS calls 4. Find path p with l(p) ≤ W and max ratio between length of bridges on the tree path between ends of p and l(p) 5. If ratio  1 then  Add p to A  Mark all edges on the tree path between ends of p as biconnected  Update V and compute lengths for newly allowed paths (C type augmentation)  Go to step 3 6. Else exit Greedy MRTA Algorithm Runtime = O(N*D + K*N 2 ), reduced to O(K*N 2 ) w/o obstacles where N = #allowed endpoints, K = #added paths, D = Dijkstra runtime

17 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Experimental Setup Compared algorithms  Greedy  Integer program solved with CPLEX 7.0  Best-drop E2AUG heuristic [Khuller-Raghavachari-Zhu 99]  Uses min-weight branching to select best path to add and multiple restarts  Modified to observe WL budget  Recent E2AUG genetic algorithm [Raidl-Ljubic 2002]  Features compact edge-set representation + stochastic local improvement for solution space reduction Test cases  WL increase budget = 1%, 2%, 5%, 10%, 20%, no limit  Net size between 5 and 1000 terminals  Random nets routed using BOI heuristic  Min-area and timing driven nets extracted from real designs  No routing obstacles

18 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Extra wirelength (%) and runtime (sec.) for Unlimited WL Increase Budget #sinks CPLEXGeneticBest-DropGreedy / / / / / / / / / / / / / / / / / / / / CPLEX finds optimum (least) wirelength increase with practical runtime for up to 100 sinks Greedy always within 3.5% of optimum; runtime practical for up to 1000 sinks

19 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Biconnectivity (%) and runtime (sec.) for 10% WL Increase #sinksGreedy BGreedy CBest-Drop BBest-Drop CCPLEX BCPLEX C / / / / / / / / / / / / / / / / / / / / / / / / / / / Augmenting paths of type C (allowing node projections as augmenting path endpoints) give extra 1-5% biconnectivity Biconnectivity grows with net size Greedy within 1-2% of optimum (max) biconnectivity computed by CPLEX

20 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Biconnectivity-Wirelength Tradeoff for Type C Augmentation, 20-terminals

21 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement SPICE Max-Delay (ns) Improvement terminal nets, routed for min-area 28.26% average and 62.15% maximum improvement in max-delay for 20% WL increase Smaller improvements for timing driven initial routings TestcaseInitial Routing (WarpRoute) WL Increase 1%5%20%

22 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Process Variability Robustness Width w=w 0, w 0 ±6.67% Delay variation computed as (max w d(w) – min w d(w)) / d(w 0 ) 13.79% average and 28.86% maximum reduction in delay variation for 20% WL increase TestcaseInitial Routing (WarpRoute) 20% WL Increase ±4.126%0.873±3.780% ±3.552%0.345±2.898% ±3.958%0.627±3.668% ±2.837%0.262±3.053% ±3.792%0.778±3.470% ±3.812%0.442±3.167% ±3.502%0.273±2.930%

23 ICCAD’02 -- Non-tree Routing for Reliability and Yield Improvement Summary Post-processing tree augmentation approach to reliability and manufacturing yield improvement  Results show significant biconnectivity increase with small increase in wirelength, especially for large nets Future work includes  Multiple net augmentation  Simultaneous non-tree augmentation & decompaction  Consideration of defect-size distribution  Reliability with timing constraints

Thank You!