Reading: Finish Chapter 6

Slides:



Advertisements
Similar presentations
EE130/230A Discussion 12 Peng Zheng 1. Velocity Saturation Velocity saturation limits I Dsat in sub-micron MOSFETS Simple model: E sat is the electric.
Advertisements

Physical structure of a n-channel device:
Spring 2007EE130 Lecture 41, Slide 1 Lecture #41 QUIZ #6 (Friday, May 4) Material of HW#12 & HW#13 (Lectures 33 through 38) –MOS non-idealities, V T adjustment;
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
VLSI Design Lecture 3a: Nonideal Transistors. Outline Transistor I-V Review Nonideal Transistor Behavior Velocity Saturation Channel Length Modulation.
1 ELEC 422 Applied Integrated Circuit Design Section 2: MOS Fundamentals Chuping Liu [Adapted from Rabaey’s Digital Integrated Circuits, ©2003, J. Rabaey.
Chapter 6 The Field Effect Transistor
Introduction to CMOS VLSI Design Lecture 15: Nonideal Transistors David Harris Harvey Mudd College Spring 2004.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Introduction to CMOS VLSI Design Lecture 19: Nonideal Transistors
Introduction to CMOS VLSI Design MOS Behavior in DSM.
HW#10 will be posted tonight
Lecture 11: MOS Transistor
Spring 2007EE130 Lecture 43, Slide 1 Lecture #43 OUTLINE Short-channel MOSFET (reprise) SOI technology Reading: Finish Chapter 19.2.
Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
VLSI Design Lecture 3a: Nonideal Transistors
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
EE105 Fall 2007Lecture 6, Slide 1Prof. Liu, UC Berkeley Lecture 6 OUTLINE BJT (cont’d) – PNP transistor (structure, operation, models) BJT Amplifiers –
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Announcements HW1 is posted, due Tuesday 9/4
EE105 Fall 2007Lecture 5, Slide 1Prof. Liu, UC Berkeley Lecture 5 OUTLINE BJT (cont’d) – Transconductance – Small-signal model – The Early effect – BJT.
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
Lecture 19 ANNOUNCEMENTS OUTLINE Common-gate stage Source follower
EE105 Fall 2007Lecture 4, Slide 1Prof. Liu, UC Berkeley Lecture 4 OUTLINE Bipolar Junction Transistor (BJT) – General considerations – Structure – Operation.
Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.
Digital Integrated Circuits A Design Perspective
EE105 Fall 2007Lecture 19, Slide 1Prof. Liu, UC Berkeley Lecture 19 OUTLINE Common-gate stage Source follower Reading: Chapter
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
EE4800 CMOS Digital IC Design & Analysis
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Introduction to CMOS VLSI Design Nonideal Transistors.
Spring 2007EE130 Lecture 39, Slide 1 Lecture #39 ANNOUNCEMENTS Late projects will be accepted –by 1:10PM Monday 4/30: 20 pt penalty –by 1:10PM Friday 5/4:
Spring 2007EE130 Lecture 36, Slide 1 Lecture #36 ANNOUNCEMENTS Updated information for Term Project was posted on 4/14 Reminder: Coffee Hour today at ~4PM!
Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
Spring 2007EE130 Lecture 40, Slide 1 Lecture #40 OUTLINE The MOSFET: Velocity saturation Reading: Chapter 19.1.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Optional Reading: Pierret 4; Hu 3
Lecture 19 OUTLINE The MOSFET: Structure and operation
EE130/230A Discussion 11 Peng Zheng.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 35 MOS Field-Effect Transistor (MOSFET) The MOSFET is an MOS capacitor with Source/Drain.
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
NOTICES Project proposal due now Format is on schedule page
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Chapter 5: Field Effect Transistor
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 5. CMOS Device (cont.) ECE 407/507.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
MOS Transistor Other handouts Project Description Other “assignments”
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
1 Other Transistor Topologies 30 March and 1 April 2015 The two gate terminals are tied together to form single gate connection; the source terminal is.
EE141 © Digital Integrated Circuits 2nd Devices 1 Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje.
ECE 333 Linear Electronics
MOSFET #5 OUTLINE The MOSFET: Sub-threshold leakage current
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
Reading: Finish Chapter 17,
Lecture #15 OUTLINE Diode analysis and applications continued
Presentation transcript:

Reading: Finish Chapter 6 Lecture 17 ANNOUNCEMENTS Wed. discussion section moved (again) to 6-7PM in 293 Cory OUTLINE NMOSFET in ON state (cont’d) Body effect Channel-length modulation Velocity saturation NMOSFET in OFF state MOSFET models PMOSFET Reading: Finish Chapter 6

g is the body effect parameter. VTH is increased by reverse-biasing the body-source PN junction: g is the body effect parameter.

Body Effect Example

Channel-Length Modulation The pinch-off point moves toward the source as VDS increases. The length of the inversion-layer channel becomes shorter with increasing VDS. ID increases (slightly) with increasing VDS in the saturation region of operation. l is the channel length modulation coefficient.

 and L The effect of channel-length modulation is less for a long-channel MOSFET than for a short-channel MOSFET.

Velocity Saturation In state-of-the-art MOSFETs, the channel is very short (<0.1mm); hence the lateral electric field is very high and carrier drift velocities can reach their saturation levels. The electric field magnitude at which the carrier velocity saturates is Esat.

Impact of Velocity Saturation Recall that If VDS > Esat×L, the carrier velocity will saturate and hence the drain current will saturate: ID,sat is proportional to VGS–VTH rather than (VGS – VTH)2 ID,sat is not dependent on L ID,sat is dependent on W

Short-Channel MOSFET ID-VDS P. Bai et al. (Intel Corp.), Int’l Electron Devices Meeting, 2004. ID,sat is proportional to VGS-VTH rather than (VGS-VTH)2 VD,sat is smaller than VGS-VTH Channel-length modulation is apparent (?)

Drain Induced Barrier Lowering (DIBL) In a short-channel MOSFET, the source & drain regions each “support” a significant fraction of the total channel depletion charge Qdep×W×L  VTH is lower than for a long-channel MOSFET As the drain voltage increases, the reverse bias on the body-drain PN junction increases, and hence the drain depletion region widens. VTH decreases with increasing drain bias. (The barrier to carrier diffusion from the source into the channel is reduced.)  ID increases with increasing drain bias.

(This is similar to the case of a PN junction diode!) NMOSFET in OFF State We had previously assumed that there is no channel current when VGS < VTH. This is incorrect! As VGS is reduced (toward 0 V) below VTH, the potential barrier to carrier diffusion from the source into the channel is increased. ID becomes limited by carrier diffusion into the channel, rather than by carrier drift through the channel. (This is similar to the case of a PN junction diode!) ID varies exponentially with the potential barrier height at the source, which varies directly with the channel potential.

Sub-Threshold Leakage Current Recall that, in the depletion (sub-threshold) region of operation, the channel potential is capacitively coupled to the gate potential. A change in gate voltage (DVGS) results in a change in channel voltage (DVCS): Therefore, the sub-threshold current (ID,subth) decreases exponentially with linearly decreasing VGS/m ID log (ID) “Sub-threshold swing”: VGS VGS

Short-Channel MOSFET ID-VGS P. Bai et al. (Intel Corp.), Int’l Electron Devices Meeting, 2004.

ID,sat  (VDD - VTH) 1 <  < 2 VTH Design Trade-Off Low VTH is desirable for high ON-state current: ID,sat  (VDD - VTH) 1 <  < 2 But high VTH is needed for low OFF-state current: log ID Low VTH VTH cannot be reduced aggressively. High VTH IOFF,low VTH IOFF,high VTH VGS

MOSFET Large-Signal Models (VGS > VTH) Depending on the value of VDS, the MOSFET can be represented with different large-signal models. VDS << 2(VGS-VTH) VDS < VD,sat VDS > VD,sat

MOSFET Transconductance, gm Transconductance (gm) is a measure of how much the drain current changes when the gate voltage changes. For amplifier applications, the MOSFET is usually operating in the saturation region. For a long-channel MOSFET: For a short-channel MOSFET:

MOSFET Small-Signal Model (Saturation Region of Operation) The effect of channel-length modulation or DIBL (which cause ID to increase linearly with VDS) is modeled by the transistor output resistance, ro.

Derivation of Small-Signal Model (Long-Channel MOSFET, Saturation Region)

Schematic cross-section PMOS Transistor A p-channel MOSFET behaves similarly to an n-channel MOSFET, except the polarities for ID and VGS are reversed. The small-signal model for a PMOSFET is the same as that for an NMOSFET. The values of gm and ro will be different for a PMOSFET vs. an NMOSFET, since mobility & saturation velocity are different for holes vs. electrons. Schematic cross-section Circuit symbol

PMOS I-V Equations For |VDS| < |VD,sat|: For |VDS| > |VD,sat|: for long channel for short channel

Schematic cross-section of CMOS devices CMOS Technology It possible to form deep n-type regions (“well”) within a p-type substrate to allow PMOSFETs and NMOSFETs to be co-fabricated on a single substrate. This is referred to as CMOS (“Complementary MOS”) technology. Schematic cross-section of CMOS devices

Comparison of BJT and MOSFET The BJT can achieve much higher gm than a MOSFET, for a given bias current, due to its exponential I-V characteristic.