18-743 Project Proposal RIPE: A Rapid Implication- based Power Estimator Sunil Motaparti, Gaurav Bhatia.

Slides:



Advertisements
Similar presentations
April 2004NUCAD Northwestern University1 Minimal Period Retiming Under Process Variations Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern.
Advertisements

Gregory Shklover, Ben Emanuel Intel Corporation MATAM, Haifa 31015, Israel Simultaneous Clock and Data Gate Sizing Algorithm with Common Global Objective.
Data-Flow Analysis II CS 671 March 13, CS 671 – Spring Data-Flow Analysis Gather conservative, approximate information about what a program.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 121 Lecture 12 Advanced Combinational ATPG Algorithms  FAN – Multiple Backtrace (1983)  TOPS – Dominators.
10/4-6/05ELEC / Lecture 111 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
June 6, Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits Tomasz S. Czajkowski and Stephen D. Brown Department of Electrical.
On the Need for Statistical Timing Analysis Farid N. Najm University of Toronto
Copyright 2001, Agrawal & BushnellLecture 3b: Testability Analysis1 VLSI Testing Lecture 3b: Testability Analysis n Definition n Controllability and observability.
1 Closed-Loop Modeling of Power and Temperature Profiles of FPGAs Kanupriya Gulati Sunil P. Khatri Peng Li Department of ECE, Texas A&M University, College.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 8alt1 Lecture 8 Testability Measures n Definition n Controllability and observability n SCOAP measures.
Finite State Machine State Assignment for Area and Power Minimization Aiman H. El-Maleh, Sadiq M. Sait and Faisal N. Khan Department of Computer Engineering.
Give qualifications of instructors: DAP
Copyright 2001, Agrawal & BushnellDay-1 PM-2 Lecture 51 Testing Analog & Digital Products Lecture 5: Testability Measures n Definition n Controllability.
Fall 2006, Oct. 31, Nov. 2 ELEC / Lecture 10 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
Technology Mapping.
Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis Fei Huand Vishwani D. Agrawal Department of ECE, Auburn University,
Lecture 6 Testability Measures
Logical Effort.
Penn ESE Fall DeHon 1 ESE (ESE534): Computer Organization Day 19: March 26, 2007 Retime 1: Transformations.
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
Algorithm Efficiency and Sorting
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 81 Lecture 8 Testability Measures n Origins n Controllability and observability n SCOAP measures 
A Probabilistic Method to Determine the Minimum Leakage Vector for Combinational Designs Kanupriya Gulati Nikhil Jayakumar Sunil P. Khatri Department of.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
CMPE 150- Introduction to Computer Networks 1 CMPE 150 Fall 2005 Lecture 21 Introduction to Computer Networks.
CS 151 Digital Systems Design Lecture 32 Hazards
Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Crosstalk. n Power optimization.
CMOS VLSI For Computer Engineering Lecture 4 – Logical Effort Prof. Luke Theogarajan parts adapted form Harris – and Rabaey-
Lecture 11 MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines.
Project Report I RIPE: A Rapid Implication- based Power Estimator Sunil Motaparti, Gaurav Bhatia.
Project Report II RIPE: A Rapid Implication- based Power Estimator Sunil Motaparti, Gaurav Bhatia.
1 A Method for Fast Delay/Area Estimation EE219b Semester Project Mike Sheets May 16, 2000.
USING SAT-BASED CRAIG INTERPOLATION TO ENLARGE CLOCK GATING FUNCTIONS Ting-Hao Lin, Chung-Yang (Ric) Huang Graduate Institute of Electrical Engineering,
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.
Ketan Patel, Igor Markov, John Hayes {knpatel, imarkov, University of Michigan Abstract Circuit reliability is an increasingly important.
POWER-DRIVEN MAPPING K-LUT-BASED FPGA CIRCUITS I. Bucur, N. Cupcea, C. Stefanescu, A. Surpateanu Computer Science and Engineering Department, University.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Static Timing Analysis and Gate Sizing.
Logic Synthesis For Low Power CMOS Digital Design.
Fundamentals of Hidden Markov Model Mehmet Yunus Dönmez.
False Path. Timing analysis problems We want to determine the true critical paths of a circuit in order to: –To determine the minimum cycle time that.
10/14/2015 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Testability Measures.
05/04/06 1 Integrating Logic Synthesis, Tech mapping and Retiming Presented by Atchuthan Perinkulam Based on the above paper by A. Mishchenko et al, UCAL.
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
Optimal digital circuit design Mohammad Sharifkhani.
A Robust Pulse-triggered Flip-Flop and Enhanced Scan Cell Design
EEE2243 Digital System Design Chapter 7: Advanced Design Considerations by Muhazam Mustapha, extracted from Intel Training Slides, April 2012.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
ELEC692 VLSI Signal Processing Architecture Lecture 3
Technology Mapping. 2 Technology mapping is the phase of logic synthesis when gates are selected from a technology library to implement the circuit. Technology.
1 Hidden Markov Model Observation : O1,O2,... States in time : q1, q2,... All states : s1, s2,... Si Sj.
Uniformly-switching Logic for Cryptographic Hardware D. Maslov - University of Victoria, Canada I. L. Markov - University of Michigan, USA.
March 28, Glitch Reduction for Altera Stratix II devices Tomasz S. Czajkowski PhD Candidate University of Toronto Supervisor: Professor Stephen D.
-1- UC San Diego / VLSI CAD Laboratory Optimization of Overdrive Signoff Tuck-Boon Chan, Andrew B. Kahng, Jiajia Li and Siddhartha Nath Tuck-Boon Chan,
Fast Synthesis of Clock Gating from Existing Logic Aaron P. Hurst Univ. of California, Berkeley Portions In Collaboration with… Artur Quiring and Andreas.
On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.
1 Digital Design Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
VLSI Testing Lecture 4: Testability Analysis
Lecture 7 Fault Simulation
Standard-Cell Mapping Revisited
Hidden Markov Models Part 2: Algorithms
Automatic Test Generation for Combinational Circuits
Topics Logic synthesis. Placement and routing..
FPGA Glitch Power Analysis and Reduction
Automatic Test Pattern Generation
VLSI Testing Lecture 4: Testability Analysis
Power Estimation Dr. Elwin Chandra Monie.
Fast Min-Register Retiming Through Binary Max-Flow
Presentation transcript:

Project Proposal RIPE: A Rapid Implication- based Power Estimator Sunil Motaparti, Gaurav Bhatia

OUTLINE Problem to Solve Problem to Solve Motivation Motivation Approach Approach Milestones Milestones

PROBLEM TO SOLVE Gate Level Power Estimation Gate Level Power Estimation Computing Average switching activity of a circuit gives a somewhat accurate estimation of power consumption Computing Average switching activity of a circuit gives a somewhat accurate estimation of power consumption Consideration of spatio-temporal correlations yield more accurate estimations of the average switching activity Consideration of spatio-temporal correlations yield more accurate estimations of the average switching activity Done using Markov chains which compute step- transition probabilities (as discussed in lecture) Done using Markov chains which compute step- transition probabilities (as discussed in lecture)

MOTIVATION Some of the Early work has not dealt with reconvergent fanout Some of the Early work has not dealt with reconvergent fanout More recent work that deals with the above has involved using OBDD’s which are computation intensive and slow More recent work that deals with the above has involved using OBDD’s which are computation intensive and slow Most of the approaches have not been line independent and hence an algorithm which can reduce this dependency is desirable Most of the approaches have not been line independent and hence an algorithm which can reduce this dependency is desirable

APPROACH Static Learning (also called Static Logic Implication) can be used Static Learning (also called Static Logic Implication) can be used Find implications of setting a line l to a particular value v Find implications of setting a line l to a particular value v Direct Implications Direct Implications Forward / Backward Simulation Forward / Backward Simulation Indirect Implications Indirect Implications Contrapositive Law Contrapositive Law Extended Backward Implication Extended Backward Implication Iterative Iterative Implemented using set operations Implemented using set operations Implicitly captures the reconvergent fanout structures in the circuit Implicitly captures the reconvergent fanout structures in the circuit

APPROACH (contd.) Computing Step Transition Probabilities Computing Step Transition Probabilities Find Crucial Nodes Find Crucial Nodes Sets of Nodes through which paths from primary inputs to lines have to pass through Sets of Nodes through which paths from primary inputs to lines have to pass through Dominators Dominators Min-Cut Min-Cut Limit size to 5-6 Limit size to 5-6 For a set of n crucial nodes, we have 2 n combinations of values for current clock cycle and 2 n combinations of values for next clock cycle For a set of n crucial nodes, we have 2 n combinations of values for current clock cycle and 2 n combinations of values for next clock cycle We have 2 2n pairs of distinct combinations of values We have 2 2n pairs of distinct combinations of values For each pair, we update the transition counts on each line that is present in the implication sets of the current and next combinations by doing set union and set intersection operations For each pair, we update the transition counts on each line that is present in the implication sets of the current and next combinations by doing set union and set intersection operations we compute step transition probability using the formula:- we compute step transition probability using the formula:- stp(x) = (# of times x switched for 2 2n pairs) / 2 2n Mostly Line Independent Mostly Line Independent For nodes that were not covered by any set of crucial nodes, we compute the step transition probabilities one by one For nodes that were not covered by any set of crucial nodes, we compute the step transition probabilities one by one

MILESTONES 1 st Report 1 st Report Build event-driven simulator and various parts of the implication engine Build event-driven simulator and various parts of the implication engine 2 nd Report 2 nd Report Finish building implication engine Finish building implication engine 3 rd Report 3 rd Report Implement Crucial-node computation and finish complete implementation Implement Crucial-node computation and finish complete implementation Final Report Final Report Optimizations (if above milestones are met) Optimizations (if above milestones are met)

Questions ?