Development and Implementation of a FPGA-based digital beamformer Supervisors: Nandita Bhattacharjee Dr. Andrew Paplinski Dr. Andrew Paplinski Dale Harders.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Dr. Subbarao Wunnava June 2006 “ Functional Microcontroller Design and Implementation ” Paper Authors : Vivekananda Jayaram Dr. Subbarao Wunnava Research.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
FPGA Programming for Real Time Analysis of Lidar Systems
Implementation methodology for Emerging Reconfigurable Systems With minimum optimization an appreciable speedup of 3x is achievable for this program with.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Hypercomputing With the CORDIC Algorithm
Data Partitioning for Reconfigurable Architectures with Distributed Block RAM Wenrui Gong Gang Wang Ryan Kastner Department of Electrical and Computer.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
A Performance and Energy Comparison of FPGAs, GPUs, and Multicores for Sliding-Window Applications From J. Fowers, G. Brown, P. Cooke, and G. Stitt, University.
Bandpass filter on FPGA Student Vitaly Zakharenko Supervisor Mony Orbach Semester Spring 2007 Duration single semester.
Application of Digital Signal Processing in Computed tomography (CT)
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
Sarah Middleton Supervised by: Anton van Wyk, Jacques Cilliers, Pascale Jardin and Florence Nadal 3 December 2010.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
Summer Research Progress: Week 2 – DSP vs FPGA
Ultrasonic Imaging using Resolution Enhancement Compression and GPU- Accelerated Synthetic Aperture Techniques Presenter: Anthony Podkowa May 2, 2013 Advisor:
An FPGA implementation of real-time QRS detection H.K.Chatterjee Dept. of ECE Camellia School of Engineering & Technology Kolkata India R.Gupta, J.N.Bera,
Fernando Ortiz EM Photonics, Inc. Newark, DE
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.
1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.
Reconfigurable Communication System Design
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Implementation of MAC Assisted CORDIC engine on FPGA EE382N-4 Abhik Bhattacharya Mrinal Deo Raghunandan K R Samir Dutt.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Distortion Correction ECE 6276 Project Review Team 5: Basit Memon Foti Kacani Jason Haedt Jin Joo Lee Peter Karasev.
ELEC 423 Digital Signal Processing Prof. Siripong Potisuk.
Accelerating a Software Radio Astronomy Correlator By Andrew Woods Supervisor: Prof. Inggs & Dr Langman.
J. Christiansen, CERN - EP/MIC
Using co-design techniques to increase the reliability of the Electronic control System for a Multilevel Power Converter Javier C. Brook, Francisco J.
Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
HARDWARE INTERFACE FOR A 3-DOF SURGICAL ROBOT ARM Ahmet Atasoy 1, Mehmed Ozkan 2, Duygun Erol Barkana 3 1 Institute of Biomedical Engineering, Bogazici.
The design of HEPS digital BPM electronics BI Group, accelerator division.
Timo Haapsaari Laboratory of Acoustics and Audio Signal Processing April 10, 2007 Two-Way Acoustic Window using Wave Field Synthesis.
Ultrasound Simulations using REC and SAFT Presenter: Tony Podkowa November 13, 2012 Advisor: Dr José R. Sánchez Department of Electrical and Computer Engineering.
Implementing and Optimizing a Direct Digital Frequency Synthesizer on FPGA Jung Seob LEE Xiangning YANG.
Jason Li Jeremy Fowers 1. Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System Michalis D. Galanis, Gregory.
Implementing algorithms for advanced communication systems -- My bag of tricks Sridhar Rajagopal Electrical and Computer Engineering This work is supported.
GPU Accelerated MRI Reconstruction Professor Kevin Skadron Computer Science, School of Engineering and Applied Science University of Virginia, Charlottesville,
Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU 2007/03/07 大學部專題報告 DSP Engine Design for Ultrasonic Digital Beamforming Presenter: Sniper.
Industrial control system for a back-to-back multilevel NPC converter based on DSP and FPGA Marta Alonso, Francisco Huerta, Carlos Girón, Emilio Bueno,
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Portable Heart Attack Detector (PHAD) Final Presentation
1 Resolution Enhancement Compression- Synthetic Aperture Focusing Techniques Student: Hans Bethe Advisor: Dr. Jose R. Sanchez Bradley University Department.
HIGH SPEED DATA ACQUISITION SYSTEM RENISH THOMAS EECS /08/2015.
Philipp Gysel ECE Department University of California, Davis
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
Array Multiplier Haibin Wang Qiong Wu. Outlines Background & Motivation Principles Implementation & Simulation Advantages & Disadvantages Conclusions.
Hiba Tariq School of Engineering
School of Engineering University of Guelph
Automated TFT Noise Characterization Platform
Christopher Han-Yu Chou Supervisor: Dr. Guy Lemieux
Course Agenda DSP Design Flow.
Upgrading the Digital Component of the Bunch Current Monitors
Wavelet “Block-Processing” for Reduced Memory Transfers
Presentation transcript:

Development and Implementation of a FPGA-based digital beamformer Supervisors: Nandita Bhattacharjee Dr. Andrew Paplinski Dr. Andrew Paplinski Dale Harders

Presentation Outline Presentation Outline –An Ultrasonic Imaging System Overview –Beamforming Fundamentals –Significance of study –Simulator role within this project –Implementation Dale Harders

Ultrasonic Imaging System Overview Dale Harders

Spatial Filter Spatial Filter - Only extract desired directional data - Remaining signals are attenuated Beamforming Fundamentals What is a beamformer? Dale Harders Focussing subsystem Focussing subsystem - Electronic vs. Mechanical - Sharper images are produced

Beamforming Fundamentals Consider how an ultrasonic imaging system operates Dale Harders How is this focussing achieved digitally?

Beamforming Fundamentals Possible Solution: Delay in time Dale Harders Disadvantages: Large storage requirements High clock rates required for fine delays High clock rates required for fine delays

A rotation of complex data in the frequency domain is equivalent to a time delay in the time domain. A rotation of complex data in the frequency domain is equivalent to a time delay in the time domain. Beamforming Fundamentals Better Solution: Phase-shift via complex vector rotation Dale Harders Process data in a different Domain Process data in a different Domain - requires Quadrature sampling (Re, Im) Advantages: Relatively small digital circuitry required Lower sampling rates required Lower sampling rates required

Significance of Study Increase Image Resolution Increase Image Resolution - Improve Signal-to-noise ratio - Improve Signal-to-noise ratio Maintain fast frame-rates Maintain fast frame-rates - Real-time imaging - Real-time imaging Develop 3D-imaging techniques Develop 3D-imaging techniques Ultimate Goals Dale Harders Continuation of Previous Monash Continuation of Previous Monash - (Hampson G, 1998), (Bhattacharjee et al, 2000) - (Prain R, 2001)

Simulator role within this project Ultrasound simulation program Ultrasound simulation program - Developed by Joergen Jensen, Denmark - Running under Matlab Capable of emulating all sub-systems Capable of emulating all sub-systems Field II Dale Harders (Jensen, 1996)

Simulator role within this project Field II Example Origin 0 -x +x+x 0 +z Dale Harders

Simulator role within this project Field II Example Dale Harders

Simulator role within this project Field II Example Origin Dale Harders

Implementation Hardware system Hardware system - Two word-parallel, fully pipelined, CORDIC vector rotators operating in parallel - Summing performed on chip Design implemented on a Xilinx Spartan II FPGA Design implemented on a Xilinx Spartan II FPGA Device Driver Device Driver - Interfaced PCI communications API to Matlab Developed System - Block Schematic Next Slide…

Beamformer System ACCUMULATOR

Conclusion Dale Harders Stable Development Platform built Stable Development Platform built - Easy to use interface for new design test-benching PCI communications PCI communications - Developed a PCI communications interface between Matlab and the Hardware for design verification and future development acceleration Project deliverables satisfied Project deliverables satisfied - Successfully implemented a hardware digital beamformer

References Bhattacharjee N, Paplinski A and Hampson G, "Phase-shift Beamforming", TR 2000/53, CSSE, Monash University, Clayton, 2000 Hampson G.A, "Implementing Multi-Dimensional Digital Hardware Beamformers", PhD thesis, Faculty of Computing and Information Technology. Monash University, Clayton, Jensen J.A, "Field: A program for simulating ultrasound systems", 10th Nordic-Baltic Conference on Biomedical Imaging, vol 4, pg , Prain R, “Parallel CORDIC implementation for hardware beamformers”, Honours Thesis, Department of CSSE, Monash University, Clayton, Dale Harders