USC INFORMATION SCIENCES INSTITUTE MOSIS OVERVIEW MSE99 July 19, 1999 César A. Piña

Slides:



Advertisements
Similar presentations
Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.
Advertisements

Eri Prasetyo Wibowo Universitas Gunadarma
ECE 6466 “IC Engineering” Dr. Wanda Wosik
CMOS Process at a Glance
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Optical Lithography Ghassan Malek Sr. Development Engineer October 6, 2010 Integrated Systems Nanofabrication Cleanroom.
ksjp, 7/01 MEMS Design & Fab Foundry Services: MOSIS as a model MOSIS: MOS implementation service, ISI, UCB HP Stanford Startup X MIT users Mask.
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
A Perspective on Semiconductor Equipment R. B. Herring March 4, 2004.
INTRO TO TDM AND BUM TDM – Top Down Manufacturing BUM – Bottom Up Manufacturing.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley]
Getting the chip fabricated and tested Dr.K.S.Gurumurthy, Bangalore University Mr. Senthil Kumar, Kongu Engg College,Erode Dr.Tilak, GEC, AP Dr.Bhanu Bhaskara,
CERN 30 Aug 2002ATLAS MDT-ASD PRR -- E. Hazen1 ATLAS MDT-ASD Integrated Circuit Production And Testing Plan E. Hazen – Boston University.
CMOS VLSI Design MOSIS Layout Rules. CMOS VLSI DesignSlide 2.
ATLAS MDT Electronics Status ● ASD Chip Design (with Harvard) and Production – Full Rad-Hard test campaign completed – Production order for 67,400 parts.
Silicon Design Page 1 The Creation of a New Computer Chip.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
USC INFORMATION SCIENCES INSTITUTE MOSIS OVERVIEW OCTOBER, 2003 César A. Piña
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Hong Xiao, Ph. D. Introduction to Semiconductor Manufacturing Technology Chapter 1, Introduction Hong Xiao, Ph. D.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
Semiconductor Processing (front-end) Stuart Muter /02/2002.
High-Quality, Low-Cost IC Fabrication with MOSIS
Electrical Engineering Student Senior Capstone Project: A MOSIS FFT Processor Chip-Set Peter M. Osterberg & Aziz S. Inan Donald P. Shiley School of Engineering.
Module-3 (MOS designs,Stick Diagrams,Designrules)
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
Chapter 4 Overview of Wafer Fabrication
Managing Pre-Technological Knowledge: A Multi-Dimensional Approach Charles Weber INFORMS Meeting, Pittsburgh, PA November 6, 2006.
Process Monitor/TID Characterization Valencia M. Joyner.
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Sept. 27, 2002RCL - Fab starts scheduling 1 Scheduling Dedicated Lithography Equipment Dr. Robert C. Leachman Dept. of Indus Eng & Oper Res U C Berkeley.
A.Marchioro - CERN/PH1 Accessing 130 nm CMOS Tech for ILC (Public Version) Oct 2006, Munich A. Marchioro CERN, Div. PH 1211 Geneva 23, Switzerland.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Tezzaron Semiconductor 04/27/2015 New Trends in Advanced 3D Vertical Interconnect Technology 1.
CMOS Fabrication nMOS pMOS.
IC Fabrication/Process
Purpose of design rules:
Master in Microelectronics technology and Manufacturing Management E. Sicard - introducting 90nm 4. Introducing 90nm technology.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
MUG meeting Wrap Up A new version of the CMOS8RF (130nm) Mixed Signal Design kit has been developed at CERN and is ready for release.  Based on the foundry.
Silicon Design Page 1 The Creation of a New Computer Chip.
Layout design rules. 2 Introduction  Layout rules is also referred as design rules.  It is considered as a prescription for preparing photomasks. 
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process -II Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
NANO-Lithography Name : DEKONG ZENG EE235 Spring 2007
IBOD Programs and Services Department of Science and Technology Technology Application and Promotion Institute.
05-1 Digital Integrated Circuits 05: Advanced Fabrication & Lithography Revision
Manufacturing Process -II
CMS Tracker Electronics
Manufacturing Process I
3DIC Consortium Meeting
BY SURAJ MENON S7,EEE,61.
Access to 65nm Technology through CERN
SUNY Corporate Engagement Boot Camp, October 19, 2017
Materials and Devices for Neural Systems and Interfaces
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
Manufacturing Process I
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
Double Patterning Samuel Johnson 11/6/18.
Extreme Ultra-Violet Lithography
Manufacturing Process I
Presentation transcript:

USC INFORMATION SCIENCES INSTITUTE MOSIS OVERVIEW MSE99 July 19, 1999 César A. Piña

USC INFORMATION SCIENCES INSTITUTE THREE PHASES: n Phase I:  DARPA Direct Funded Era: 100% DARPA Funded n Phase II:  Multi-Agency Direct Funding  DARPA: ~80% Subsidized All Undesrsubscribed Runs  NSA, NSF: ~15% Purchased Needed Projects Only  Commercial Customers: ~5% Helped to defray Government Costs by using excess area. n Phase III:  Self-Sustaining Operations  Commercial Customers are Primary Source of Income: ~90%  DARPA: ~5%; NSA/NSF: ~5%

USC INFORMATION SCIENCES INSTITUTE TECHNOLOGIES n Supertex SCNA20: 2.00µ  2-metal, 2-poly, NPN, n-well  5V  Analog/Digital  Integrated CMOS MEMs  Orbit Fab purchased by Supertex n AMI ABN: 1.20µ  2-metal, 2-poly, NPN, n-well  5V  Analog/Digital  Integrated CMOS MEMs n HP AMOS14TB: 0.50µ  3-metal, 1-poly,  linear cap, silicide block, n-well  3.3V n AMI C5N: 0.50µ  3 metal, 2 poly, non-silicided, n- well  5V  Analog/Digital n HP GMOS10QA: 0.35µ  4-metal, 1-poly, silicided, n-well  3.3V n TSMC : 0.35µ  polycided, n-well  3-metal, 2-poly, 3.3/5V  4 metal, 1-poly 3.3V  Analog/Digital n TSMC : 0.25µ  5-metal, 1-poly, silicided, n-well  3.3/5v I/O, 2.5/3.3v Core

USC INFORMATION SCIENCES INSTITUTE 20x20mm Die From a 0.35µ Multiproject Run

USC INFORMATION SCIENCES INSTITUTE Future TECHNOLOGIES n HP/CSP/CSM C07: 0.25µ  5-metal, 1 poly, silicided, n-well, 3.3v I/O,  1.8/3.3v I/O, 1.8v Core, 4Q99  5v I/O, 1.8v Core, 1Q00 n TSMC 0.18µ: 0.18µ  6-metal  2.5/3.3v I/O, 1.5/1./8v Core  2Q00 n Peregrine SOI-SOS: 0.50µ  3 metal layers, various options  3Q99  QUAL RUN IN PROGRESS n TSMC 0.15µ: 0.15µ  2.5/3.3v I/O, v Core  4Q01 n HP/CSP/CSM C/G04: 0.15µ  6-metal, 1 poly, silicided, Cu  1.5/3.3v I/O, 1.5v Core  4Q01 n TSMC 0.13µ: 0.13µ  6-metal, 1 poly, silicided, Cu  1.8/2.5v I/O, 1.0/1.2v Core  2Q02 n HP/CSP/CSM C/G04: 0.13µ  6-metal, 1 poly, silicided, Cu  1.8/3.3v I/O, v Core  4Q02

USC INFORMATION SCIENCES INSTITUTE 21st Century MOSIS CMOS will continue to be the dominant technology for the foreseeable future  Only known circuit configuration that draws 0 power when not switching CMOS feature sizes will continue to decrease  0.25  0.18  logic 5 yearsCOST  0.25  and 0.18  will probably be the “workhorse” logic technologies for the next 5 years - because of COST   I line lithography (365nm) OK   nm excimer lasers-fused silica ok  “Leading Edge”   nm laser-close to short limit for refractive optics   Scaling of 0.18 m  Lots of engineering problems but doable0.13  Lots of engineering problems but doable

USC INFORMATION SCIENCES INSTITUTE PHOTOLITHOGRAPHY: CONTROLS THE COST  Full wafer lithography (FWL) is lowest cost Large payload: >5000sqmm 2um is lowest practical limit  1X Stepper Lithography is next Medium payload: ~ 900 sqmm 1.2um is lowest practical limit  5X Stepper Lithography is next Small Payload: sqmm max. Technology of choice for 1.2um and below  1um defect on mask is 0.2um on wafer 0.5 um - 1.6um mask tech. straightforward Below 0.5um masks become VERY expensive  BUT - (Fortunately) THE RETICLE SIZE IS INCREASING AS THE FEATURE SIZE DECREASES!

USC INFORMATION SCIENCES INSTITUTE MOSIS EDUCATIONAL PROGRAM n What is the MOSIS Educational Program?  The MOSIS Educational Program provides free fabrication of integrated circuits designed by students in organized classes at accredited U.S. educational institutions. n Who is eligible for funding?  Funding is available to accredited U.S. universities who agree to the following terms: Designs must be sent to MOSIS in CIF or GDSII format via the Internet. A report must be sent to MOSIS for each fabricated circuit. n Further Details can be found at: 

USC INFORMATION SCIENCES INSTITUTE MOSIS EDUCATIONAL PROGRAM Funding Sources n AMI has donated 4 wafer runs/yr (1.2  /1.5  ) n HP has donated 2 wafer runs/yr (0.5  ) n IBM has donated 2-3 wafer runs (0.35  ) n MOSIS contributes:  All administrative costs  The Educational share of the 2  wafer costs  0.35  fabrication for a selected number of projects from advanced classes in the regularly scheduled runs. (The 0.25  runs will also become available in the near future) BUT n NSF funding decreasing, BUT some funding remains and will help transition the program to a self-sustaining mode. n Various industrial firms and professional societies have made cash contributions