I2C Signal propagation on TOB cards Where do we stand A. Marchioro 13/7/2003 v.2.

Slides:



Advertisements
Similar presentations
RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.
Advertisements

Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
Lindab Pascal - Simplified VAV solution with full potential...
ELK 06/21/00 Desktop Interface EngineeringATA/100 Eric Kvamme Quantum Corporation Manager, Desktop Interface Engineering (408)
HD44780 LCD programming From the Hardware Side Design and implementation details on the way to a valid SPI-LCD interface driver.
1/8/04Lance Simms Thermal Testing of TOB/TEC Hybrids at UCSB.
14 June 2005C. Campagnari (UCSB)1 Status of Rod Production at UCSB This report covers the last week Reporting for: Dan Callahan Susanne Kyre Stephen Jaditz.
Chapter 22 All About SCSI.
The Great I2C Mystery Act 2. The facts Occasionally, when accessing sequentially components on the I2C bus (LLD, DCU etc.), the APVs are found not to.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
The Great I2C Mystery Act 2. The facts Occasionally, when accessing sequentially components on the I2C bus (LLD, DCU etc.), the APVs are found not to.
4/25/2006 Puneeth Kalavase, UC, Santa Barbara On behalf of US Tracker Outer Barrel group Construction and Testing of CMS “Rods”
The Great I2C Mystery. The mystery Occasionally, when accessing the I2C bus, the APVs are found not to respond correctly to I2C commands, actually they.
Slide 1UCSB Rod Production presented by Jim LambDOE review, January 20, 2004 UCSB Rod Production UCSB Rod Production, Jan , presented by Jim Lamb.
6/23/2005 Claudio Campagnari, weekly US rod meeting 1 New Development: Tentative Plan for Rod Production As relayed to me by Joe, following the discussion.
David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.
Status of the Tracker Outer Barrel Joe Incandela University of California Santa Barbara for the illustrious and colorful TOB Group Tracker General Meeting.
Slide 1Rod Production presented by Jim Lamb (UCSB)April 9, 2004 Rod Production Rod Production, April , presented by Jim Lamb (UCSB)
28 June 2005C. Campagnari (UCSB)1 Status of Rod Production at UCSB This report covers the last week Reporting for: Dan Callahan Susanne Kyre Stephen Jaditz.
Principle of Functional Verification Chapter 1~3 Presenter : Fu-Ching Yang.
NeSSI Update An Implementation of the Generation 2 Bus Siemens Activities November 2006.
Lecture 27: LM3S9B96 Microcontroller – Inter- Integrated Circuit (I 2 C) Interface.
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
Chapter 8 All About SCSI.
Why Standards? Year of Implementation! Dataflow without Standards.
HD44780 LCD programming From the Hardware Side
IDE Interface. Objectives In this chapter, you will -Learn about each of the ATA standards (ATA-1 through ATA-6) used in PCs -Identify the ATA connector.
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Digital Electronics. Introduction to Number Systems & Codes Digital & Analog systems, Numerical representation, Digital number systems, Binary to Decimal.
Kris Blair Nathan Edwards Jonathan Lindsay Daniel Moberly Jacob Rosenthal CUbiC Advisors: Sreekar Krishna and Troy McDaniel Wireless Haptic Belt Preliminary.
Using ISO tags for Authentication Eddie LaCost Embedded RF.
Common PDR Problems ACES Presentation T. Gregory Guzik March 6, 2003.
Basic LAN techniques IN common with all other computer based systems networks require both HARDWARE and SOFTWARE to function. Networks are often explained.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Concluding Summary WBS1.1.2 SCT Subsystem A. Seiden BNL March 2001.
3 rd Work Meeting of CBS-MPD STS, Karelia, 2009 Towards CBM STS Volker Kleipa, GSI Darmstadt.
Waclaw Karpinski General meeting CMS TRACKER SYSTEM TEST Outer Barrel –TOB Inner Barrel –TIB End cap –TEC TIB TOB TEC Different Geometries One.
Test and Review chapter State the differences between archive and back-up data. Answer: Archive data is a copy of data which is no longer in regular.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
I2C Master Core Simulation Environment. I2C Master Core Requirements Coverage (*) Requirement I2C IP RS-906: The I2C IP shall define the period of time,
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
Micah Dowty Test-Driven Development of a new Critical Decoder.
Commissioning and Operation of the CMS Tracker analogue optical link system at TIF with CMSSW: R.Bainbridge, A.Dos Santos Assis Jesus, K.A.Gill, V. Radicci.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
© H. Heck 2008Section 5.21 Module 5:Advanced Transmission Lines Topic 2: Intersymbol Interference OGI EE564 Howard Heck.
July, 2001CMS Tracker Electronics1 I 2 C investigations - some reported problems from some APV users - sensitivity to “termination” resistance and power.
1 ECSE-2610 Computer Components & Operations (COCO) Welcome to the world of Computers!
Essentials of Communication This simple model requires many guarantees. Sender Receiver Communication Link Data.
Dept. of Information & Communications Technology Circuit Diagram and Prototype Construction (Project 1) slide L1-1 Objectives v How to read schematic Diagrams.
17 May 2005Jim Lamb (UCSB)1 Status of Rod Production at UCSB This report covers the last week Reporting for: Dan Callahan Susanne Kyre Stephen Jaditz Puneeth.
C.Bohm, K.Jon-And Digitizer Status Tilecal Institute Meeting
Juan Valls - LECC03 Amsterdam 1 Recent System Test Results from the CMS TOB Detector  Introduction  ROD System Test Setup  ROD Electrical and Optical.
J. Valls, CMS L2-L3 Meeting, Sept ROD Production at CERN  ROD Flow During Production  ROD Flow at CERN  ROD Testing Areas  Infrastructure  Equipment.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Networked Embedded Systems Pengyu Zhang EE107 Spring 2016 Lecture 8 Serial Buses.
Tracker Timing Margin MRB R.P. Johnson U.C. Santa Cruz October 15, 2004.
Development of T3Maps adapter boards
IENG 451 / 452 Just In Time Processes: Cells, Stores, Kanban, Demand
Chapter 11: Inter-Integrated Circuit (I2C) Interface
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
Timing Analysis 11/21/2018.
HD44780 LCD programming From the Hardware Side
HD44780 LCD programming From the Hardware Side
Presentation transcript:

I2C Signal propagation on TOB cards Where do we stand A. Marchioro 13/7/2003 v.2

I2C bus on TOBA.M.2 The simplified facts Occasionally, when accessing sequentially components on the I2C bus (LLD, DCU etc.), the APVs are found not to respond correctly to I2C commands This can data pattern dependent (as the last bit of the data sequence is the one most often misinterpreted)

I2C bus on TOBA.M.3 The theoretical waveforms SCL SDA D1 D0 Ack Cycle Example for an I2C write cycle SDA Driven by master Driven by slave SDA ↓ must occur after SCL ↓ SCL Driven always by master

I2C bus on TOBA.M.4 The actual waveforms SCL (large RC) SDA (small RC) D1 D0 Ack Cycle Driven by master Driven by slave ARRRGGGHHHH!!!!!

I2C bus on TOBA.M.5 Main cause SCL on FE-Hybrid SDA Unequal fall-time of SCL and SDA signals Picture shows sequence of SCL/SDA signals with SDA pulled-down in AOH and measured on FEH

I2C bus on TOBA.M.6 Additional info (13/7/05) 1.TEC has no problem with the “Karpinski” solution, should stay with it ! 2.TIB has run numerous and exhaustive tests on communication protocol on small and large setups and they do not report any problem: Their HW corresponds to version ‘0’ of the design, i.e. no “T” on the SCL line and single well terminated line 3.(98% CF) St. Barbara and FNAL have no problem even in the cold with the “jumper” solution, but several other I2C problems are present probably due to imperfect software

Remaining solutions

Solution 1 to 5 DISCARDED

I2C bus on TOBA.M.9 Solution 6 AOH FE-Hybrid SCL SDA 82  PSU Control PSU FE LLD APV

I2C bus on TOBA.M.10 Option 7 AOH FE-Hybrid SCL SDA 100 pF Parasitic on AOH C A PSU Control PSU FE ICC CRT245 (Line driver)  22   pF  pF 330  LLD DCU/APV

I2C bus on TOBA.M.11 Effect of “damping” resistor SDA with “damping” SDA without “damping” SCL not show on this slide

I2C bus on TOBA.M.12 Comparison of Options “Jumper” (solution 6) “Buffer on SCL line” (solution 7) Simple and proved to work in FNAL and St. Barbara Additional timing margins added: -Cleaner signal from buffer(<1 ns) -“Damping” resistors (~5 ns) Less current drawn from control PSU “Beneficial Collateral” card change on card wings allows possible grounding of ICC to cooling pipes (if necessary) Costly (time & money)

I2C bus on TOBA.M.13 A word of caution Timing margin can change due to: Process variation Temperature Irradiation damage Process variationAll chips produced in same batch, very small variation Temperature Irradiation damage Process variationAll chips produced in same batch, very small variation TemperatureVery noticeable (see following slides) Irradiation damage Process variationAll chips produced in same batch, very small variation TemperatureVery noticeable (see following slides) Irradiation damageMeasured effect is only 5-8 % Supply voltage changes can always be compensated for !

I2C bus on TOBA.M.14 Temperature comparison (1) Pos. 42 LDD response measured on the AOH at -23°C and at RT W. Karpinski-Aachen

I2C bus on TOBA.M.15 Temperature comparison (2) Pos. 42 LDD response measured on the FEH at -23°C and at RT W. Karpinski-Aachen V th_low

What to do next with the constraint of generating a minimum of impact on the TOB construction ?

I2C bus on TOBA.M.17 Plan for action 1.Complete construction of RODs using the proposed solution “6” (already approved !) 2.Instrument a sector of the TOB with these RODs and proceed as speedily as possible with the verification of all the other aspects of operating a reasonably large number of RODs, e.g. cross-talk, grounding, etc. (already approved !) 3.In parallel, and to strengthen understanding of system, a better ICC has to be built: 1.Redesign lot of ICC cards to support the more robust solution 7 4.I2C behavior on TEC and TIB should be verified with the same level of accuracy

I2C bus on TOBA.M.18 Schedule Assumptions: The 4 different ICC cards are made in two lots of two Order for PCB production must be in Italy by July 29 th Order for Assembly must be with manufacturer by July 29 th Written detailed commercial and technical offers still NOT available

I2C bus on TOBA.M.19 Cost Connectors are cheaper than two years ago The total foreseen cost is ~ 100 KCHF …but an accelerated schedule may require some extra $$$