S. Mandayam/ CompArch2/ECE Dept./Rowan University Computer Architecture II: Specialized 0909.444.01/02 Fall 2001 John L. Schmalzel Shreekanth Mandayam.

Slides:

Advertisements

Similar presentations

Numerical Robustness for Geometric Calculations

Advertisements

Fixed Point Numbers The binary integer arithmetic you are used to is known by the more general term of Fixed Point arithmetic. Fixed Point means that we.

Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved Floating-point Numbers.

Faculty of Computer Science © 2006 CMPUT 229 Floating Point Representation Operating with Real Numbers.

COMP3221: Microprocessors and Embedded Systems Lecture 14: Floating Point Numbers Lecturer: Hui Wu Session 2, 2004.

CS 447 – Computer Architecture Lecture 3 Computer Arithmetic (2)

Major Numeric Data Types Unsigned Integers Signed Integer Alphanumeric Data – ASCII & UNICODE Floating Point Numbers.

S. Mandayam/ CompArch2/ECE Dept./Rowan University Computer Architecture II: Specialized /02 Fall 2001 John L. Schmalzel Shreekanth Mandayam.

S. Mandayam/ CompArch2/ECE Dept./Rowan University Computer Architecture II: Specialized /02 Fall 2001 John L. Schmalzel Shreekanth Mandayam.

Integer Arithmetic Floating Point Representation Floating Point Arithmetic Topics.

Floating Point Numbers

S. Mandayam/ EEMAG-1/ECE Dept./Rowan University Engineering Electromagnetics Fall 2004 Shreekanth Mandayam ECE Department Rowan University.

Floating Point Numbers

S. Mandayam/ ANN/ECE Dept./Rowan University Artificial Neural Networks ECE /ECE Fall 2006 Shreekanth Mandayam ECE Department Rowan University.

S. Mandayam/ CompArch2/ECE Dept./Rowan University Computer Architecture II: Specialized /02 Fall 2001 John L. Schmalzel Shreekanth Mandayam.

Computer ArchitectureFall 2008 © August 27, CS 447 – Computer Architecture Lecture 4 Computer Arithmetic (2)

S. Mandayam/ DIP/ECE Dept./Rowan University Digital Image Processing / Fall 2001 Shreekanth Mandayam ECE Department Rowan University.

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

IEEE Floating Point Numbers Overview Noah Mendelsohn Tufts University Web: COMP.

Number Systems II Prepared by Dr P Marais (Modified by D Burford)

Dale Roberts Department of Computer and Information Science, School of Science, IUPUI CSCI 230 Information Representation: Negative and Floating Point.

Computer Architecture

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

Floating Point. Agenda  History  Basic Terms  General representation of floating point  Constructing a simple floating point representation  Floating.

9.4 FLOATING-POINT REPRESENTATION

Floating Point Representations CDA 3101 Discussion Session 02.

Dale Roberts Department of Computer and Information Science, School of Science, IUPUI CSCI N305 Information Representation: Floating Point Representation.

COMP201 Computer Systems Floating Point Numbers. Floating Point Numbers  Representations considered so far have a limited range dependent on the number.

1 Number Systems Lecture 10 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

Floating Point Arithmetic

1 COMS 161 Introduction to Computing Title: Numeric Processing Date: November 08, 2004 Lecture Number: 30.

IEEE Arithmetic UC Berkeley Fall 2004, E77 Copyright 2005, Andy Packard. This work is licensed under the Creative.

Computer Arithmetic Floating Point. We need a way to represent –numbers with fractions, e.g., –very small numbers, e.g., –very large.

Computer Architecture Lecture 22 Fasih ur Rehman.

Floating Point Numbers Representation, Operations, and Accuracy CS223 Digital Design.

S. Mandayam/ CompArch2/ECE Dept./Rowan University Computer Architecture II: Specialized /02 Fall 2001 John L. Schmalzel Shreekanth Mandayam.

CS 232: Computer Architecture II Prof. Laxmikant (Sanjay) Kale Floating point arithmetic.

10/7/2004Comp 120 Fall October 7 Read 5.1 through 5.3 Register! Questions? Chapter 4 – Floating Point.

Fixed-point and floating-point numbers Ellen Spertus MCS 111 October 4, 2001.

Floating Point Arithmetic – Part I

Computer Architecture & Operations I

Floating Point Representations

CSCI206 - Computer Organization & Programming

Integer Division.

Floating Point Number system corresponding to the decimal notation

Expressible Numbers.

PRESENTED BY J.SARAVANAN. Introduction: Objective: To provide hardware support for floating point arithmetic. To understand how to represent floating.

Luddy Harrison CS433G Spring 2007

CSCI206 - Computer Organization & Programming

Number Representations

Systems Architecture I

Floating Point Representation

CSCI206 - Computer Organization & Programming

CSCI206 - Computer Organization & Programming

Systems Architecture I

Number Representations

Presentation transcript:

S. Mandayam/ CompArch2/ECE Dept./Rowan University Computer Architecture II: Specialized /02 Fall 2001 John L. Schmalzel Shreekanth Mandayam ECE Department Rowan University Lecture 2 October 31, 2001

S. Mandayam/ CompArch2/ECE Dept./Rowan UniversityPlan Recall: Floating Point Representation IEEE 754 Standard IA-32 Data Types Floating Point Arithmetic IEEE 754 implementation Class Discussion: Presentation Project Selection

S. Mandayam/ CompArch2/ECE Dept./Rowan University Recall: FP Representation Sign bit Biased Exponent Significand/Mantissa/Fraction 8 bits 23 bits Sign of Mantissa

S. Mandayam/ CompArch2/ECE Dept./Rowan University Floating Point: Expressible Numbers

S. Mandayam/ CompArch2/ECE Dept./Rowan University IEEE 754 Standard Parameter Single Precision Single Extended Double Precision Double Extended Word width (bits)32>= 4364>= 79 Exponent width (bits)8>= 1111>= 15 Exponent bias127Unspecified1023Unspecified Max exponent127>= >= Min exponent-126<= <= Number range (base 10)10 -38, Unspecified , Unspecified Mantissa width (bits)23>= 3152>= 63 No. of exponents254Unspecified2046Unspecified No. of fractions2 23 Unspecified2 52 Unspecified No. of values1.98 x 2 31 Unspecified1.98 x 2 63 Unspecified

S. Mandayam/ CompArch2/ECE Dept./Rowan University IEEE 754 Numbers and NaNs NumberSign Biased Exponent FractionValue Positive zero0000 Negative zero100-0 Plus infinity0255 (all 1s)0Infinity Minus infinity1255 (all 1s)0-Infinity Quiet NaN0 or 1255 (all 1s)neq 0NaN Signaling NaN0 or 1255 (all 1s)neq 0NaN Positive normalized nonzero00 < e < 255f2 e-127 (1.f) Negative normalized nonzero10 < e < 255f-2 e-127 (1.f) Positive denormalized00f neq 02 e-126 (0.f) Negative denormalized10f neq 0-2 e-126 (0.f)

S. Mandayam/ CompArch2/ECE Dept./Rowan University IA-32 Architecture: Data Types

S. Mandayam/ CompArch2/ECE Dept./Rowan University IA-32 Architecture: Numeric Data Types

S. Mandayam/ CompArch2/ECE Dept./Rowan University IA-32 Architecture: Numeric Data Types

S. Mandayam/ CompArch2/ECE Dept./Rowan University IA-32: Numbers and NaNs

S. Mandayam/ CompArch2/ECE Dept./Rowan University FP Addition/Subtraction

S. Mandayam/ CompArch2/ECE Dept./Rowan University FP Multiplication

S. Mandayam/ CompArch2/ECE Dept./Rowan University FP Division

S. Mandayam/ CompArch2/ECE Dept./Rowan UniversityReferences William Stallings, Computer Organization and Architecture, 5 th Edition, Prentice-Hall, ftp://ftp.prenhall.com/pub/esm/computer_s cience.s-041/stallings/Slides/COA5e- Slides/ftp://ftp.prenhall.com/pub/esm/computer_s cience.s-041/stallings/Slides/COA5e- Slides/ IA-32 Intel Architecture Software Developer’s Manual Volume 1: Basic ArchitectureIA-32 Intel Architecture Software Developer’s Manual Volume 1: Basic Architecture

S. Mandayam/ CompArch2/ECE Dept./Rowan UniversitySummary