UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.

Slides:



Advertisements
Similar presentations
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Advertisements

James Kingman, MEng Graduate1 Konstantinos Tsavdaridis, Lecturer1
A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:
Modeling of the Current Distribution in Aluminum Anodization Rohan Akolkar and Uziel Landau Department of Chemical Engineering, CWRU, Cleveland OH
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
DPIMM-II 2003 UCSD VLSI CAD LAB Compression Schemes for "Dummy Fill" VLSI Layout Data Robert Ellis, Andrew B. Kahng and Yuhong Zheng ( Texas A&M University.
Minimum Implant Area-Aware Gate Sizing and Placement
Effects of Pad Properties on Cu Dishing During CMP Caprice Gray PhD Student, Mechanical Engineering Tufts University, Medford, MA Intel Intern Presentation.
CMOS Inverter Layout P-well mask (dark field) Active (clear field)
MetalMUMPs Process Flow
Dummy Feature Placement for Chemical- mechanical Polishing Uniformity in a Shallow Trench Isolation Process Ruiqi Tian 1,2, Xiaoping Tang 1, D. F. Wong.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
Chip-scale simulation of residual layer thickness uniformity in thermal NIL: evaluating stamp cavity-height and ‘dummy-fill’ selection strategies 15 October.
1 Thermal Via Placement in 3D ICs Brent Goplen, Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota.
Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
1 Subfield Scheduling for Througput Maximization in Electron-beam Photomask Fabrication S. Babin *, A.B. Kahng, I.I. Mandoiu, S. Muddu CSE & ECE Depts.,
Monte-Carlo Methods for Chemical-Mechanical Planarization on Multiple-Layer and Dual-Material Models Supported by Cadence Design Systems, Inc., NSF, the.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Performance-Impact Limited Area Fill Synthesis
Fill for Shallow Trench Isolation CMP
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,
Practical Iterated Fill Synthesis for CMP Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UVA.
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Fill for Shallow Trench Isolation CMP Andrew B. Kahng 1,2 Puneet Sharma 1 Alexander Zelikovsky 3 1 ECE Department, University of California – San Diego.
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
Defocus-Aware Leakage Estimation and Control Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments, UC San Diego.
Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng* #, Kingho Tam, Jinjun Xiong.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
Timing Analysis and Optimization Implications of Bimodal CD Distribution in Double Patterning Lithography Kwangok Jeong and Andrew B. Kahng VLSI CAD LABORATORY.
Abstract A new Open Artwork System Interchange Standard (OASIS) has been recently proposed for replacing the GDSII format. A primary objective of the new.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
UC San Diego / VLSI CAD Laboratory Reliability-Constrained Die Stacking Order in 3DICs Under Manufacturing Variability Tuck-Boon Chan, Andrew B. Kahng,
CEA-LETI - NIKON Joint Development Program Update C. Lapeyre, S. Barnola, I. Servin, S. Gaugiran, S. Tedesco, L. Pain, A.J. Hazelton, V. Salvetat, M. McCallum.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Impact of Nanotopography on STI CMP in Future Technologies D. Boning and B. Lee, MIT N. Poduje, ADE Corp. J. Valley, ADE Phase-Shift W. Baylies, Baytech.
-1- UC San Diego / VLSI CAD Laboratory A Global-Local Optimization Framework for Simultaneous Multi-Mode Multi-Corner Clock Skew Variation Reduction Kwangsoo.
Copper CMP Planarization Length - MRS April 19 th, 2001 – Paul Lefevre – Page 1 DIRECT MEASUREMENT OF PLANARIZATION LENGTH FOR COPPER CHEMICAL MECHANICAL.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.
NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.
Fixed Abrasive Design for Chemical Mechanical Polishing
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
IC Fabrication/Process
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
Outline Motivation and Contributions Related Works ILP Formulation
Design For Manufacturability in Nanometer Era
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
X. EXPERIMENTAL DESIGN FOR QUALITY
-1- UC San Diego / VLSI CAD Laboratory Optimal Reliability-Constrained Overdrive Frequency Selection in Multicore Systems Andrew B. Kahng and Siddhartha.
CMP consumable: Pad Classes of Pad.
Layout and fabrication of CMOS circuits
Chapter 1 & Chapter 3.
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Maximum Lifetime of Sensor Networks with Adjustable Sensing Range
Presentation transcript:

UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory  Our testcases: 2 large designs created by assembling smaller ones  “Mixed”: 2mm x 2mm, 756K cells  “OpenRisc8”: 2.8mm x 3mm, 423K cells + SRAM  Our testcases: 2 large designs created by assembling smaller ones  “Mixed”: 2mm x 2mm, 756K cells  “OpenRisc8”: 2.8mm x 3mm, 423K cells + SRAM  Imperfect STI CMP causes functional and parametric yield loss  Traditionally tile-based fill used with expensive reverse etchback to control post-CMP topography variability  Our fill insertion approach focuses on: (1) oxide density variation minimization, and (2) nitride density maximization  Large nitride fill features contribute to nitride and oxide densities, small ones to nitride only  shape fill to control both densities  Proposed max. nitride fill insertion with holes to control oxide density and achieve high nitride density  Results indicate significant decrease in oxide density variation and increase in nitride density over tile-based fill.  CMP simulation shows superior CMP characteristics, planarization window increases by 17%, and step height decreases by 9%.  Imperfect STI CMP causes functional and parametric yield loss  Traditionally tile-based fill used with expensive reverse etchback to control post-CMP topography variability  Our fill insertion approach focuses on: (1) oxide density variation minimization, and (2) nitride density maximization  Large nitride fill features contribute to nitride and oxide densities, small ones to nitride only  shape fill to control both densities  Proposed max. nitride fill insertion with holes to control oxide density and achieve high nitride density  Results indicate significant decrease in oxide density variation and increase in nitride density over tile-based fill.  CMP simulation shows superior CMP characteristics, planarization window increases by 17%, and step height decreases by 9%.  Shallow trench isolation (STI) mainstream inter-device electrical isolation technique used in all designs today  Chemical mechanical planarization (CMP) critical process step in STI to remove excess deposited oxide  Imperfect CMP  Loss of functional and parametric yield  Post-CMP topography variation  process (esp. defocus) variation  CMP is pattern dependent  fill can reduce post-CMP variability  Traditional fill tile based, used with expensive reverse etchback  Our goal: fill insertion for superior post-CMP topography characteristics without use of reverse etchback  Results show proposed method achieves significantly better density and superior post-CMP topography (as predicted by CMP simulation)  Shallow trench isolation (STI) mainstream inter-device electrical isolation technique used in all designs today  Chemical mechanical planarization (CMP) critical process step in STI to remove excess deposited oxide  Imperfect CMP  Loss of functional and parametric yield  Post-CMP topography variation  process (esp. defocus) variation  CMP is pattern dependent  fill can reduce post-CMP variability  Traditional fill tile based, used with expensive reverse etchback  Our goal: fill insertion for superior post-CMP topography characteristics without use of reverse etchback  Results show proposed method achieves significantly better density and superior post-CMP topography (as predicted by CMP simulation)  In STI, substrate trenches filled with oxide surround devices or group of devices that need to be isolated  Relevant process steps: 1.Diffusion (OD) regions covered with nitride 2.Trenches created where nitride absent and filled with oxide 3.Chemical Mechanical Polishing (CMP) to remove excess oxide over nitride (overburden oxide)  Unfortunately, CMP is not perfect  Planarization window: Time window in which CMP may be stopped. Stopping sooner leaves oxide over nitride, stopping later polishes silicon under nitride. Larger window desirable.  Step height: Oxide thickness variation; quantifies oxide dishing. Smaller step height desirable.  Deposition bias: Oxide over nitride deposited with slanted profile  Oxide features are “shrunk” nitride features  CMP is pattern dependent  Fill insertion improves planarization window and step height  In STI, substrate trenches filled with oxide surround devices or group of devices that need to be isolated  Relevant process steps: 1.Diffusion (OD) regions covered with nitride 2.Trenches created where nitride absent and filled with oxide 3.Chemical Mechanical Polishing (CMP) to remove excess oxide over nitride (overburden oxide)  Unfortunately, CMP is not perfect  Planarization window: Time window in which CMP may be stopped. Stopping sooner leaves oxide over nitride, stopping later polishes silicon under nitride. Larger window desirable.  Step height: Oxide thickness variation; quantifies oxide dishing. Smaller step height desirable.  Deposition bias: Oxide over nitride deposited with slanted profile  Oxide features are “shrunk” nitride features  CMP is pattern dependent  Fill insertion improves planarization window and step height Background CMP Fill for Reduced STI Variability Introduction Methodology Experimental Study Conclusions Student:Puneet Sharma Advisors:Andrew B. Kahng, Alex Zelikovsky Theme: System-Level Living Roadmap To appear in ICCAD’06 Si Oxide Nitride αα Oxide Nitride Shrinkage = α Top View Density Improvements for the Proposed Fill Insertion Method Testcase: MixedTestcase: OpenRisc8 Unfilled Tiled 0.5µ/0.5µTiled 1.0µ/0.5µTiled 1.0µ/1.0µ Proposed Tiling-based fill Fill with proposed approach Inserted fill Inserted fill Design features Design features Layout After Fill InsertionSTI CMP Simulation Results Final Max. Step Height (nm) 50.4Proposed 44.7Tiled 0.5µ/0.5µ 42.7UnfilledOpenRisc8 53.6Proposed 46.5Tiled 0.5µ/0.5µ 45.3UnfilledMixed Planarization Window (s) Fill ApproachTestcase Before CMP After Perfect CMP Top view of layout Nitride Oxide deposited over nitride Area available for fill insertion  Objectives of fill insertion:  Minimize oxide density variation  Overburden oxide uniformly removed from all regions  Enlarges planarization window as oxide clears simultaneously  Maximize nitride density  Enlarges planarization window as nitride polishes slowly  Shrinkage  Oxide density depends on nitride density  Insert fill (nitride features) to control nitride and oxide densities  Dual-objective problem formulation: Insert dummy fill  Given: STI regions where fill can be inserted, shrinkage α  Constraint: No DRC violations  Objectives: (1)min. oxide density variation, (2)max. nitride density  Minimize oxide density variation  Use previously proposed LP-based solution  Inputs: min. oxide density (|Oxide Min | and and max. oxide density (|Oxide Max |) per tile  Output: target oxide density (|Oxide Target |) per tile  For min. oxide density: shrink nitride features by α  For max. oxide density: insert max. fill, shrink nitride features by α  Nitride maximization problem formulation: Insert dummy fill  Given: STI regions where fill can be inserted, shrinkage α  Constraint: Target oxide density per tile  Objective: max. nitride density  Solution based on case analysis  Case 1: |Oxide Target | = |Oxide Max |  Insert max. fill  Case 2: |Oxide Target | = |Oxide Min |  Need to insert fill that does not increase oxide density  Naïve approach: insert fill rectangles of shorter side < α  Clever approach: perform max nitride fill then dig square holes of min. allowable side β  Gives higher nitride:oxide density ratio  No oxide density due to nitride in rounded square around a hole  Need to cover max. nitride fill with rounded squares  Our approach:  Approximate rounded squares with inscribed hexagons  Proposed optimal algorithm to cover rectilinear nitride fill regions with hexagons  Case 3: |Oxide Min | < |Oxide Target | < |Oxide Max |  Rounded squares approximated by circumscribed hexagons  Pack bulk nitride with hexagons or squares and dig holes at the center of approximated rounded square  Stop when:  |Oxide Target | = |Oxide Min |  Continue with Case 2  |Oxide Target | = |Oxide Max |  No more holes needed  Objectives of fill insertion:  Minimize oxide density variation  Overburden oxide uniformly removed from all regions  Enlarges planarization window as oxide clears simultaneously  Maximize nitride density  Enlarges planarization window as nitride polishes slowly  Shrinkage  Oxide density depends on nitride density  Insert fill (nitride features) to control nitride and oxide densities  Dual-objective problem formulation: Insert dummy fill  Given: STI regions where fill can be inserted, shrinkage α  Constraint: No DRC violations  Objectives: (1)min. oxide density variation, (2)max. nitride density  Minimize oxide density variation  Use previously proposed LP-based solution  Inputs: min. oxide density (|Oxide Min | and and max. oxide density (|Oxide Max |) per tile  Output: target oxide density (|Oxide Target |) per tile  For min. oxide density: shrink nitride features by α  For max. oxide density: insert max. fill, shrink nitride features by α  Nitride maximization problem formulation: Insert dummy fill  Given: STI regions where fill can be inserted, shrinkage α  Constraint: Target oxide density per tile  Objective: max. nitride density  Solution based on case analysis  Case 1: |Oxide Target | = |Oxide Max |  Insert max. fill  Case 2: |Oxide Target | = |Oxide Min |  Need to insert fill that does not increase oxide density  Naïve approach: insert fill rectangles of shorter side < α  Clever approach: perform max nitride fill then dig square holes of min. allowable side β  Gives higher nitride:oxide density ratio  No oxide density due to nitride in rounded square around a hole  Need to cover max. nitride fill with rounded squares  Our approach:  Approximate rounded squares with inscribed hexagons  Proposed optimal algorithm to cover rectilinear nitride fill regions with hexagons  Case 3: |Oxide Min | < |Oxide Target | < |Oxide Max |  Rounded squares approximated by circumscribed hexagons  Pack bulk nitride with hexagons or squares and dig holes at the center of approximated rounded square  Stop when:  |Oxide Target | = |Oxide Min |  Continue with Case 2  |Oxide Target | = |Oxide Max |  No more holes needed β α αNitride Hole No oxide in this region Top View Max. nitride fill (purple rectilinear region) Optimal hexagon cover (beige) Holes created in nitride at centers of hexagons ensure zero oxide contribution Failure to clear oxideNitride erosionOxide dishing Key Failures Caused by Imperfect CMP