CS 140L Lecture 9 Professor CK Cheng 6/03/02. transistors modules sequential machine system 1.Adders, Muxes 2.F-Fs and counters 3.Finite State Machine.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

Review for Exam 2 Using MUXs to implement logic

1 CS 140L Lecture 8 System Design Professor CK Cheng CSE Dept. UC San Diego.

CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

A Sequential Parity Checker

COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.

CS 140L Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.

ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.

A Programmable Logic Device Lecture 4.3. A Programmable Logic Device Multiple-input Gates A 2-Input, 1-Output PLD.

CS 140L Lecture 5 Professor CK Cheng 4/29/02. Asynchronous Counter D Q CLK D Q D Q There are n flip-flops. D FF is the delay of each flip-flop. When n.

CS 140 Lecture 9 Professor CK Cheng 4/30/02. Part II. Sequential Network 1.Memory 2.Specification 3.Implementation S XY s i t+1 = g i (S t, x t )

CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

CS 140L Lecture 5: Counters Professor CK Cheng CSE Dept. UC San Diego 1.

1 CS 140 Lecture 9 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.

1 Lecture 1: Introduction to Digital Logic Design CK Cheng CSE Dept. UC San Diego.

CSE 246: Computer Arithmetic Algorithms and Hardware Design Instructor: Prof. Chung-Kuan Cheng Winter 2004 Lecture 4.

1 Lecture 1: Introduction to Digital Logic Design CK Cheng CSE Dept. UC San Diego.

CS 140 Lecture 6: Other Types of Gates Professor CK Cheng 1.

CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

CS 140 Lecture 14 Professor CK Cheng 11/14/02. Part II. Standard Modules A.Interconnect B.Operators. Adders Multiplier Adders1. Representation of numbers.

Lecture 1: Introduction to Digital Logic Design CK Cheng Thursday 9/26/02.

Multiplexer as a Universal Function Generator

CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.

Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.

CS 140 Lecture 11 Professor CK Cheng 5/31/02. C1C2 CLK x(t) y(t) Sequential Network Implementation Mealy & Moore machine State Table  Netlist s(t) D(t)

CS 140 Lecture 10 Professor CK Cheng 10/29/02. Part II. Sequential NetworkReminder 1.Flip flops 2.Specification 3.Implement Netlist  State Table  State.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

CS 140L Lecture 7 Transformation between Mealy and Moore Machines Professor CK Cheng CSE Dept. UC San Diego.

CS 140 Lecture 19 Professor CK Cheng 12/05/02. Sequential Machine Standard Modules Combinational Sequential System Designs.

CS 140 Lecture 9 Professor CK Cheng 10/24/02. Sequential Network 1.Components F-Fs 2.Specification D Q Q’ CLK.

CS 140 Lecture 7 Professor CK Cheng 10/17/02. Combinational Logic  Complete set of gates  Other types of gates 1)XOR 2)NAND / NOR 3)Block Diagram Transfers.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)

Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University Computer Aided Circuit Design.

State Machines.

1 Lecture 1: Introduction to Digital Logic Design CK Cheng CSE Dept. UC San Diego.

Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.

1 CSE370, Lecture 19 Lecture 19 u Logistics n Lab 8 this week to be done in pairs íFind a partner before your lab period íOtherwise you will have to wait.

Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

 Geometric mean of any n numbers is:  Find the geometric mean of the following list of numbers. A. 4, 6 B. 3, 5, 9 C. 4, 8, 10, 12.

Verilog hdl – II.

Introduction to Verilog

1 Overview of CS 151 Fall Combinational Logic Design –Simplifying a logic function using algebraic method –Truth table and logic function representation.

Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

1 Lecture 24 Transistors A look ahead Course summary.

Dr. ClincyLecture Slide 1 CS Chapter 3 (3A and ) Part 8 of 8 Dr. Clincy Professor of CS.

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

Introduction to Advanced Digital Design (14 Marks)

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

CSE 140 Lecture 15 System Designs

EEL 3705 / 3705L Digital Logic Design

CSE 370 – Winter Sequential Logic-2 - 1

CS 140 Lecture 16 Professor CK Cheng 11/21/02.

CS 140L Lecture 6 Professor CK Cheng 5/05/02.

CS 140 Lecture 6: Other Types of Gates

Lecture 20 Logistics Last lecture Today HW6 due Wednesday

Lecture 22 Logistics Last lecture Today HW7 is due on Friday

Basic Logic Operations

CS 140L Lecture 7 Transformation between Mealy and Moore Machines

Lecture 22 Logistics Last lecture Today HW7 is due on Friday

CS 140L Lecture 8 Professor CK Cheng 11/19/02.

CS 140L Lecture 6 Professor CK Cheng 11/05/02.

Presentation transcript:

CS 140L Lecture 9 Professor CK Cheng 6/03/02

transistors modules sequential machine system 1.Adders, Muxes 2.F-Fs and counters 3.Finite State Machine 4.System Designs delay, timing design analysis Mealy & Moore Machines System Designs Announcement: Final Monday 11:30-1:30PM List of lab projects Level of designsList of topics

CMOS Complementary Logic B A B A NAND B A A B Z = (A+B)’ y = (A B)’ NOR

Delay 0 1 MUX cout1 ac abcd MUX d e XOR delay 3 units MUX data input  output 2 units select control 1 unit  output (3) cout2 s Longest path from input to output determines the delay of the module. Clock period is dominated by the longest delay between the registers.

C. Tree of modules 0101 l0l0 l1l1 MUX 0101 l2l2 l3l3 s0s s1s1

Mealy and Moore Machines PS A B E F x=a E,0 F,0 A,0 B,0 x=b B,1 B,0 F,1 A,0 y PS A B0 B1 E F0 F1 x=a E F0 A B0 x=b B1 B0 F1 A Mealy Moore

Odd length walking ring counter System Designs, Control & Data Subsystems Responsible for: -Lecture notes -Labs -Exercises