N Structural Modeling: n Entities n Ports n Architectures n Packages.

Slides:

Advertisements

Similar presentations

COE 405 VHDL Basics Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh Computer Engineering.

Advertisements

1 Introduction to VHDL (Continued) EE19D. 2 Basic elements of a VHDL Model Package Declaration ENTITY (interface description) ARCHITECTURE (functionality)

VHDL Programming in CprE 381 Zhao Zhang CprE 381, Fall 2013 Iowa State University Last update: 9/15/2013.

Chapter 11 Verilog HDL Application-Specific Integrated Circuits Michael John Sebastian Smith Addison Wesley, 1997.

CSE 341 Verilog HDL An Introduction. Hardware Specification Languages Verilog  Similar syntax to C  Commonly used in  Industry (USA & Japan) VHDL 

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

Introduction to VHDL (Lecture #5) ECE 331 – Digital System Design The slides included herein were taken from the materials accompanying Fundamentals of.

Topics of Lecture Configuration Test Bench Encapsulation Structural Decomposition.

Discussed in class and on Fridays n FSMs (only synchronous, with asynchronous reset) –Moore –Mealy –Rabin-Scott n Generalized register: –With D FFs, –With.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Data Types. Composite Date Types n Arrays –Single and multi-dimensional –Arrays are single Type n Records –Records are mixed types.

Sistemas Digitais I LESI - 2º ano Lesson 5 - VHDL U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes Dept.

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

SubprogramsSubprograms. SubprogramsSubprograms ä Similar to subprograms found in other languages ä Allow repeatedly used code to be referenced multiple.

Topics of Lecture Structural Model Procedures Functions Overloading.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Topics Entity DeclarationsEntity Declarations Port ClausePort Clause Component DeclarationComponent Declaration Configuration DeclarationConfiguration.

331 W05.1Spring :332:331 Computer Architecture and Assembly Language Spring 2006 Week 5: VHDL Programming [Adapted from Dave Patterson’s UCB CS152.

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

VHDL. What is VHDL? VHDL: VHSIC Hardware Description Language  VHSIC: Very High Speed Integrated Circuit 7/2/ R.H.Khade.

Package with 4-valued logic Signal Attributes Assertion Data Flow description.

1 H ardware D escription L anguages Basic Language Concepts.

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

IAY 0600 Digital Systems Design

Introduction to VHDL Arab Academy for Science, Technology & Maritime Transport Computer Engineering Department Magdy Saeb, Ph.D.

DSD,USIT,GGSIPU1 Entity declaration –describes the input/output ports of a module entity reg4 is port ( d0, d1, d2, d3, en, clk : in std_logic; q0, q1,

VHDL TUTORIAL Preetha Thulasiraman ECE 223 Winter 2007.

ENG6090 Reconfigurable Computing Systems Hardware Description Languages Part 6: Configurations.

A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.

Tutorial 1 Combinational Logic Synthesis. Introduction to VHDL VHDL = Very high speed Hardware Description Language VHDL and Verilog are the industry.

RASSP E&F SCRA GT UVA Raytheon UCinc EIT ADL Copyright  RASSP E&F Structural VHDL RASSP Education & Facilitation Module 11 Version 2.01 Copyright.

ENG6090 RCS1 ENG6090 Reconfigurable Computing Systems Hardware Description Languages Part 5: Modeling Structure.

VHDL Introduction. V- VHSIC Very High Speed Integrated Circuit H- Hardware D- Description L- Language.

VHDL IE- CSE. What do you understand by VHDL??  VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language.

Language Concepts Ver 1.1, Copyright 1997 TS, Inc. VHDL L a n g u a g e C o n c e p t s Page 1.

2-Jun-16EE5141 Chapter 3 ä The concept of the signal ä Process concurrency ä Delta time ä Concurrent and sequential statements ä Process activation by.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHDL – Basic Language Elements  Identifiers: –basic identifier: composed of a sequence of one or more.

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

VHDL Very High Speed Integrated Circuit Hardware Description Language Shiraz University of shiraz spring 2011.

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Topics AliasesSubprograms Generics & Configurations.

ECE 332 Digital Electronics and Logic Design Lab Lab 6 Concurrent Statements & Adders.

Discussed in class and on Fridays n FSMs (only synchronous, with asynchronous reset) –Moore –Mealy –Rabin-Scott n Generalized register: –With D FFs, –With.

Generate Statement A generate statement provides a mechanism for iterative or conditional elaboration of a portion of description. The iterative elaboration.

(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Hardware languages "Programming"-language for modelling of (digital) hardware 1 Two main languages: VHDL (Very High Speed Integrated Circuit Hardware Description.

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

Lecture #9 Page 1 Lecture #9 Agenda 1.VHDL : Structural Design Announcements 1.n/a ECE 4110– Digital Logic Design.

1 Introduction to VHDL Part 2 Fall We will use Std_logic And, Or have same precedence See slide 8 of part 1.

Structural modelling. Configurations Lecture 5. Outline 5.1. Structural modelling 5.2. Generics 5.3. Configurations.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

VHDL Discussion Subprograms IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches Concurrent Statements & Adders.

VHDL Programming Fundamentals Presented By Dr. Pradyut Kumar Biswal Department of Electronics, IIIT Bhubaneswar.

Slide 1 3.VHDL/Verilog Description Elements. Slide 2 To create a digital component, we start with…? The component’s interface signals Defined in MODULE.

George Mason University Data Flow Modeling of Combinational Logic ECE 545 Lecture 5.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Basic Language Concepts

ECE 4110–5110 Digital System Design

ECE 4110–5110 Digital System Design

Structural style Modular design and hierarchy Part 1

Structural style Modular design and hierarchy Part 1

Instructions to get MAX PLUS running

IAY 0600 Digital Systems Design

VHDL Discussion Subprograms

VHDL Discussion Subprograms

IAS 0600 Digital Systems Design

EEL4712 Digital Design (VHDL Tutorial).

Presentation transcript:

n Structural Modeling: n Entities n Ports n Architectures n Packages

Ports and configurations, structures

VHDL Structure Description n describes basic hardware components and their interconnections via ports n the basic features which should be defined: –component instantiation (includes regular structures), –ports interconnection and unconnected ports, –configuration (which entities and architectures are used to define components). Our goal is in next slides to explain the Component instantiation

Ports n ports in entity declarations – only signals are allowed of mode in, out, inout, buffer, n an example ports in component declarations - only signals are allowed of mode i n, ou t, inou t, buffe r, an example

Component Instantiation Statement label-identifier : component-mark generic map association-list port map association-list ; an example Child : And2 port map (S1, S2, S3); component instantiation statement performs association between local and actual port and checks the following rules: - the actual must be an object of class signal; »it can be defined as a signal declaration or may be a formal port declared in entity declaration, - the type of actual must be the same as the type of the local; if types are not the same a type conversion must be used. - signal modes must follow given requirements. examples of a simple ALU, a decoder and a data bus.

Default Component Binding n And-or structure build from standard NANDs

Structural Architecture for and_or: an example n The correct code is this n In next slide we will see the circuit

Let us compare the block diagram with the VHDL description In your homeworks, draw a diagram with all your names and explain the role of your gates and components

Structural Architecture for and_or: an example: ARCHITECTURE STRUCTURE 2 n Architecture structure2 n Circuit in next slide

Fast component for all

Non-Default Component Binding

Structural Architecture for and_or: an example n Architecture structure3 n Circuit in next slide

Fast only for G3

Default and Non- Default Port Binding

Structural Architecture for and_or: an example n Architecture structure4

Use of component inside an architecture structure4

Configuration Specification: New Example A new example: configuration For U0

Configuration Specification n allows the designer to specify the selection of entity declaration and architecture body for each component in-stance, n the general form of the configuration specification

Non-Default Component Binding

Default Values n if the signal is of a scalar subtype, –then the implicit default value of each driver is defined to be T'LEFT, where –T denotes the scalar subtype of the signal. –type ThreeValue is ('X', '0', '1'); n if the signal is of a composite subtype, –then each scalar subelement of the composite is a signal, –and each driver of each of these scalar subelements is defined to have an implicit default value by the previous rule. n default value can be specified explicitly in the declaration of the signal or port

Default Values

Unconnected Ports any port of mode ou t, inou t, or buffer may be unconnected provided its type is not an unconstrained array type; a port of mode in may be unconnected only if its declaration includes an explicit default expression. the reserved word open indicates that a port is unconnected. n an example.

Configuration Declaration n allows the designer to collect all of the binding information for the model into a single place- configuration specification.

Structural Architecture for and_or: an example configuration Architecture structure5 has fast nand only for G3 and standard nand for G1 and G2

Configuration Declaration n an example You can test behavior of various ready commercial chips working together

Regular Structures n useful for describing hardware which is build of multiple instances of the same subcomponent connected in some regular pattern –it is done by the use of a generate statement label-identifier : generation-scheme generate concurrent-statements end generate identifier ; –generation schemes: for identifier in discrete-range if boolean-expression n rules –the generate parameter (in for statement) acts as a constant, however, the generic parameter can be used, –there are no concurrent statements analogous to the sequential exit-statement and next- statement.

Regular Structures- An Example

Generated Counter

n Configurations n Packages Do not be lost

Sources n Prof. K. J. Hintz, Department of Electrical and Computer Engineering, George Mason University n Prof. John Wakerly, CISCO Systems and Stanford University. n Dr. Jose Nelson Amaral, University of Alberta n Krzysztof Kuchcinski n More information on ECE 271 class of Marek Perkowski.