NATIONAL WEATHER RADAR TESTBED National Weather Radar Testbed Wayne SabinLockheed Martin Walter MazurLockheed Martin Timothy MaeseLockheed Martin James.

Slides:

Advertisements

Similar presentations

HARDWARE Rashedul Hasan..

Advertisements

By the end of this section, you will know and understand the hardware and software involved in making a LAN!

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa

NEXRAD TAC Norman, OK March 21-22, 2006 Clutter Mitigation Decision (CMD) system Status and Demonstration Studies Mike Dixon, Cathy Kessinger, and John.

Presented to: By: Date: Federal Aviation Administration Early Tests of Aircraft Tracking on NWRT PAR Working Group William Benner, Weather Processors Team.

Linux Migration GBT e2e Software Review May 3, 2005 Ramon Creager Melinda Mello

Introduction to Information Technology: Your Digital World © 2013 The McGraw-Hill Companies, Inc. All rights reserved.Using Information Technology, 10e©

SIGMET The RVP8 TM Digital Tx/Rx and Signal Processor for Weather Radar Elena Saltikoff.

DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)

PALM-3000 ATST/BBSO Visit Stephen Guiwits P3K System Hardware 126 Cahill February 11, 2010.

Figure 1.1 Interaction between applications and the operating system.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Spectrum Analyzer Ray Mathes, Nirav Patel,

Use of FOS for Airborne Radar Target Detection of other Aircraft Example PDS Presentation for EEE 455 / 457 Preliminary Design Specification Presentation.

Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.

Router Architectures An overview of router architectures.

Use of FOS to Improve Airborne Radar Target Detection of other Aircraft Example PDS Presentation for EEE 455 / 457 Preliminary Design Specification Presentation.

Router Architectures An overview of router architectures.

INFO1119 (Fall 2012) INFO1119: Operating System and Hardware Module 2: Computer Components Hardware – Part 2 Hardware – Part 2.

11/18/02Technical Interchange Meeting Progress in FY-02 Research RDA –Capability to collect time series data –Control of phase shifter Phase coding –Sigmet’s.

Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.

Interconnection Structures

Douglas Forsyth Executive Director for Facilities and Strategic Planning and Chief, Radar Research & Development Division December 2006 Presentation for.

Bellatrix Wideband Signal Compressor Los Alamos National Laboratory.

1 Computing Basics Honolulu Community College Cisco Academy Training Center Semester 1 Version

Multimedia Hardware. Network LAN- to transfer data inside a local area. WAN – to transfer data in long distance. Ethernet – method for connecting computers.

NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,

66 CHAPTER THE SYSTEM UNIT. © 2005 The McGraw-Hill Companies, Inc. All Rights Reserved. 6-2 Competencies Describe the four basic types of system units.

Online Systems Status Review of requirements System configuration Current acquisitions Next steps... Upgrade Meeting 4-Sep-1997 Stu Fuess.

Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.

Adding the TSE component to BANSMOM system and Software Development m Yumiko Kimezawa October 4, 20121RPS.

Unit - 1 Basic Computer Architecture P. Sugin Benzigar.

Internal Components. Binary system The binary system is the language that the computer uses to process information. The binary system has only two numbers.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

EE302 Lesson 19: Digital Communications Techniques 3.

NDA Confidential. Copyright ©2005, Nallatech.1 Implementation of Floating- Point VSIPL Functions on FPGA-Based Reconfigurable Computers Using High- Level.

R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.

Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.

Hybrid Optical/Digital Processor for Radar Imaging Keith Frampton Essex Corporation 9150 Guilford Road Columbia, MD

Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications September 29, 2004.

An Open Architecture for an Embedded Signal Processing Subsystem

USC GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N SLAAC / ECMA Demonstration DARPA Thursday 25 March 1999.

Nick Kwolek David Duemeler Martin PendergastStephen Edwards.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

LNL 1 SADIRC2000 Resoconto 2000 e Richieste LNL per il 2001 L. Berti 30% M. Biasotto 100% M. Gulmini 50% G. Maron 50% N. Toniolo 30% Le percentuali sono.

Philippe Picard1EMBRACE station processing SKADS Conference, Limelette, 4-6 November 2009 EMBRACE station processing P. Picard Station de Radioastronomie.

CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.

COTS Based High Performance Radar and EW Development Platform HPEC September 2011 Mikael Taveniku, XCube Gunnar Hillerstrom, Swedish Defence Research Agency.

June, 1999©Vanu, Inc. Vanu Bose Vanu, Inc. Programming the Physical Layer in Wireless Networks.

SR: 599 report Channel Estimation for W-CDMA on DSPs Sridhar Rajagopal ECE Dept., Rice University Elec 599.

Bar code scanner Department of Computer Engineering, M.S.P.V.L. Polytechnic College, Pavoorchatram.

Toshiba IR Test Apparatus Project Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.

High Performance Flexible DSP Infrastructure Based on MPI and VSIPL 7th Annual Workshop on High Performance Embedded Computing MIT Lincoln Laboratory

© SKY Computers, Inc. All Rights Reserved 2/8/00 The Decomposition of HPEC Applications Mapped to the Natural Decomposition of a Solution Architecture.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

MIT Lincoln Laboratory 1 of 4 MAA 3/8/2016 Development of a Real-Time Parallel UHF SAR Image Processor Matthew Alexander, Michael Vai, Thomas Emberley,

CSE 101 LAB PRESENTATION. Group Members: 1. Abu Bakar Siddique Md. Fahim Zaman Arifa Tahsin Ashraf Uz Zaman.

Estimation of Doppler Spectrum Parameters Comparison between FFT-based processing and Adaptive Filtering Processing J. Figueras i Ventura 1, M. Pinsky.

 Input - A device, such as a keyboard, used to enter information into a computer  Output - Electronic or electromechanical equipment connected to.

1 PEBB-based Power Electronic Systems to Support MVDC Studies Herbert L. Ginn III, Mississippi State University.

WHAT IS COMPUTER ? . A computer is a complex system consisting of both hardware and software components.

NETWORK DESIGN.

Computing Basics Honolulu Community College

Chapter 8 Data Acquisition

Radar Processing with COTS Components

Five Key Computer Components

Software Radio Solutions BAE Systems and Pentek

EVLA Advisory Panel Mtg. System Overview

Computer Architecture

Installing A Graphics Card

Presentation transcript:

NATIONAL WEATHER RADAR TESTBED National Weather Radar Testbed Wayne SabinLockheed Martin Walter MazurLockheed Martin Timothy MaeseLockheed Martin James HunzikerLockheed Martin Bob Walsh SKY Computers, Inc.

NATIONAL WEATHER RADAR TESTBED NWRT System Overview

NATIONAL WEATHER RADAR TESTBED Environmental Processor Hardware Architecture FPDPFPDP 8 Slot SKYchannel Crossbar Backplane FPDPFPDP VME Backplane Force GT SBC RAID FPDPFPDP FibreXFibreX System Disk I/Q Data and Stims from Digital Receiver Processed UF Data Systran FibChFibCh Myriad 2 Wide SKYbolt II SKYbolt II SKYbolt II SKYbolt II SKYbolt II PPC7410PPC7410 PPC7410PPC7410 PPC7410PPC7410 PPC7410PPC7410 PPC7410PPC7410 Test Display System Radar Scheduler Ethernet

NATIONAL WEATHER RADAR TESTBED Environmental Processor COTS Hardware Uses SKY Computers SKYbolt II Architecture Merlin Daughtercards - 4 PPC Cards - 20 PPCs Total 1 Gbyte RAM per Merlin SKYrider FPDP Interface To Outside Data SKYchannel 8 Slot Interconnect 320 Mbytes/sec Force 54VT SBC For Downloading And NFS 512 Mbyte RAM

NATIONAL WEATHER RADAR TESTBED Environmental Processor COTS Hardware Echotek GC-814 Digital Receiver Echotek Raceway Interconnect Echotek Raceway to PCI Module 80 Mbytes/second radar data transfer to Environmental Processor Systran FibreXtreme VME Card Receives FibreXtreme From Digital Receiver Capable of 105 Mbytes/second - 80 Mbytes/sec used Converts To FPDP (Copper) Sends To Myriad and SKYrider VME Supplies Power Only

NATIONAL WEATHER RADAR TESTBED Environmental Processor COTS Hardware Myriad FC-1930 RAID Controller Receives Data Through FPDP Writes Data To Raid in Real-Time Reads Back RAID Data For Post Processing Ciprico RAID 648 GByte Storage Removable Disks

NATIONAL WEATHER RADAR TESTBED Environmental Processor Software All software coded in C Optimized for PowerPC with SKYvec compiler DSP algorithms use VSIPL API for portability Three basic data processing modes Reflectivity Only Pulse Pairs Pulse Doppler Types of processing Matched Filtering Clutter Filtering N-point FFTs Range/Channel Averaging Spectral Moment calculations (reflectivity, velocity, SNR, spectrum width)

NATIONAL WEATHER RADAR TESTBED Environmental Processor Data Flow Digital Receiver Controller Spectral Moment Processing Digital Signal Processors (16) Spectral Moments Averaging and Sorting Data Radar Data and Stims Radar Data Packets and EP Stims