Evaluating System Performance in Gigabit Networks King Fahd University of Petroleum and Minerals (KFUPM) INFORMATION AND COMPUTER SCIENCE DEPARTMENT Dr.

Slides:



Advertisements
Similar presentations
Energy Efficiency through Burstiness Athanasios E. Papathanasiou and Michael L. Scott University of Rochester, Computer Science Department Rochester, NY.
Advertisements

Institute of Computer Science Foundation for Research and Technology – Hellas Greece Computer Architecture and VLSI Systems Laboratory Exploiting Spatial.
Chapter 10 Congestion Control in Data Networks1 Congestion Control in Data Networks and Internets COMP5416 Chapter 10.
1 Web Server Performance in a WAN Environment Vincent W. Freeh Computer Science North Carolina State Vsevolod V. Panteleenko Computer Science & Engineering.
On Modeling Feedback Congestion Control Mechanism of TCP using Fluid Flow Approximation and Queuing Theory  Hisamatu Hiroyuki Department of Infomatics.
A New Approach for Accurate Modelling of Medium Access Control (MAC) Protocols Presenter: Moshe Zukerman ARC Centre for Ultra Broadband Information Networks.
ECE 526 – Network Processing Systems Design Software-based Protocol Processing Chapter 7: D. E. Comer.
Improving the Performance of the Linux Network Subsystem King Fahd University of Petroleum and Minerals (KFUPM) INFORMATION AND COMPUTER SCIENCE DEPARTMENT.
The Transport Layer Chapter 6. The TCP Segment Header TCP Header.
Gigabit Ethernet Dr. Khalid Salah Information and Computer Science Department King Fahd University of Petroleum and Minerals
The Transport Layer Chapter 6. Performance Issues Performance Problems in Computer Networks Network Performance Measurement System Design for Better Performance.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
Eliminating Receive Livelock in an Interrupt-driven Kernel Jeffrey C. Mogul K. K. Ramakrishnan AT&T Bell Laboratories
In-Band Flow Establishment for End-to-End QoS in RDRN Saravanan Radhakrishnan.
I/O Systems CS 3100 I/O Hardware1. I/O Hardware Incredible variety of I/O devices Common concepts ◦Port ◦Bus (daisy chain or shared direct access) ◦Controller.
Internet and Intranet Protocols and Applications Section V: Network Application Performance Lecture 11: Why the World Wide Wait? 4/11/2000 Arthur P. Goldberg.
K. Salah1 An Analytical Tool to Assess Readiness of Existing Networks for Deploying IP Telephony K. Salah & M. Almashari Department of Information and.
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
Information-Agnostic Flow Scheduling for Commodity Data Centers
UNIVERSITY OF ELECTRONIC SCIENCE & TECHNOLOGY OF CHINA IEEE INFOCOM 2015, Hong Kong RAPIER: Integrating Routing and Scheduling for Coflow-aware Data Center.
G Robert Grimm New York University Receiver Livelock.
FreeBSD Network Stack Performance Srinivas Krishnan University of North Carolina at Chapel Hill.
I/O Systems CSCI 444/544 Operating Systems Fall 2008.
Practical TDMA for Datacenter Ethernet
Information and Computer Science Department Research Profile Information and Computer Science Department Research Profile Dr. Sadiq M. Sait Information.
Merits of a Load-Balanced AAPN 1.Packets within a flow are transported to their correct destinations in sequence. This is due to the 1:1 logical connection.
TCP Enhancement for Random Loss Jiang Wu Computer Science Lakehead University.
LiNK: An Operating System Architecture for Network Processors Steve Muir, Jonathan Smith Princeton University, University of Pennsylvania
High Performance User-Level Sockets over Gigabit Ethernet Pavan Balaji Ohio State University Piyush Shivam Ohio State University.
Make Hosts Ready for Gigabit Networks. Hardware Requirement To allow a host to fully utilize Gbps bandwidth, its hardware system must be ready for Gbps.
Understanding the Performance of TCP Pacing Amit Aggarwal, Stefan Savage, Thomas Anderson Department of Computer Science and Engineering University of.
A Measurement Based Memory Performance Evaluation of High Throughput Servers Garba Isa Yau Department of Computer Engineering King Fahd University of Petroleum.
Eliminating Receive Livelock in an Interrupt-Driven Kernel J. C. Mogul and K. K. Ramakrishnana Presented by I. Kim, 01/04/13.
Srihari Makineni & Ravi Iyer Communications Technology Lab
Platform Architecture Lab USB Performance Analysis of Bulk Traffic Brian Leete
Increasing Web Server Throughput with Network Interface Data Caching October 9, 2002 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
Chapter 13: I/O Systems. 13.2/34 Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware.
A Cyclic-Executive-Based QoS Guarantee over USB Chih-Yuan Huang,Li-Pin Chang, and Tei-Wei Kuo Department of Computer Science and Information Engineering.
Wei Bai with Li Chen, Kai Chen, Dongsu Han, Chen Tian, Hao Wang SING HKUST Information-Agnostic Flow Scheduling for Commodity Data Centers 1 SJTU,
TCP Offload Through Connection Handoff Hyong-youb Kim and Scott Rixner Rice University April 20, 2006.
Intel Research & Development ETA: Experience with an IA processor as a Packet Processing Engine HP Labs Computer Systems Colloquium August 2003 Greg Regnier.
Zhong Zhou +, Zheng Peng +, Jun-Hong Cui +, Zaihan Jiang * Handling Triple Hidden Terminal Problems for Multichannel MAC in Long-Delay Underwater Sensor.
Using Heterogeneous Paths for Inter-process Communication in a Distributed System Vimi Puthen Veetil Instructor: Pekka Heikkinen M.Sc.(Tech.) Nokia Siemens.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
A Measurement Based Memory Performance Evaluation of Streaming Media Servers Garba Isa Yau and Abdul Waheed Department of Computer Engineering King Fahd.
Efficient Gigabit Ethernet Switch Models for Large-Scale Simulation Dong (Kevin) Jin David Nicol Matthew Caesar University of Illinois.
Introduction Network Quality Assurance (and Simulation!) Read Chapters 1, 2, 3.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Adaptive Inverse Multiplexing for Wide-Area Wireless Networks Alex C. Snoeren MIT Laboratory for Computer Science IEEE Globecom ’99 Rio de Janeiro, December.
Sockets Direct Protocol for Hybrid Network Stacks: A Case Study with iWARP over 10G Ethernet P. Balaji, S. Bhagvat, R. Thakur and D. K. Panda, Mathematics.
© Performance Analysis And Comparison Of Interrupt-Handling Schemes In Gigabit Networks Salah, K; El-Badawi, K; Haidari, F ELSEVIER SCIENCE BV, COMPUTER.
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 12: I/O Systems I/O hardwared Application I/O Interface Kernel I/O.
Courtesy Piggybacking: Supporting Differentiated Services in Multihop Mobile Ad Hoc Networks Wei LiuXiang Chen Yuguang Fang WING Dept. of ECE University.
1 Evaluation of Cooperative Web Caching with Web Polygraph Ping Du and Jaspal Subhlok Department of Computer Science University of Houston presented at.
Preventing Interrupt Overload Presented by Jiyong Park Seoul National University, Korea John Regehr, Usit Duogsaa, School of Computing, University.
Accelerating Peer-to-Peer Networks for Video Streaming
Module 12: I/O Systems I/O hardware Application I/O Interface
OPERATING SYSTEMS CS 3502 Fall 2017
Migration Strategies – Business Desktop Deployment (BDD) Overview
Analysis and Evaluation of a New MAC Protocol
Operating System Concepts
13: I/O Systems I/O hardwared Application I/O Interface
Event Building With Smart NICs
Congestion Control in Data Networks and Internets
Network Systems and Throughput Preservation
NetPerL Seminar An Analysis of TCP Processing Overhead
Low Overhead Interrupt Handling with SMT
ECE 671 – Lecture 8 Network Adapters.
Module 12: I/O Systems I/O hardwared Application I/O Interface
Presentation transcript:

Evaluating System Performance in Gigabit Networks King Fahd University of Petroleum and Minerals (KFUPM) INFORMATION AND COMPUTER SCIENCE DEPARTMENT Dr. K. Salah IEEE LCN 2003 Bonn, Germany

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Agenda Introduction Receive-livelock Phenomenon Contribution Modeling and Analysis Analysis Verification and Validation Numerical Examples Conclusions and Future Work Q&A

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Introduction High-Speed Network devices are widely deployed Gigabit Ethernet Technology supports 1 Gb/s and 10 Gb/s raw bandwidth Network performance has been shifted to servers and end hosts The high bandwidth increase can negatively impact the OS performance due to the interrupt overhead caused by the incoming gigabit traffic. As interrupt handling has more priority over other processing, this leads to receive-livelock phenomenon

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Packet Arrival Rate - Slow Protocol Stack Applications Network traffic Host system

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Packet Arrival Rate - Fast Protocol Stack Applications Host system X Network traffic X

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Receive-livelock Phenomenon (Source: K. K. Ramakrishnan,1993) Throughput MLFRR Ideal Acceptable Livelock Offered load

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Our Contribution Many solutions exist for resolving receive livelock and minimizing interrupt overhead No analytical study exists to study the impact of interrupt overhead on system performance and model receive livelock As opposed to simulation and prototyping, analytical study provides a quick and easy way of predicting system behavior and selecting proper design parameters for CPU, OS, and NIC –Buffer size in the NIC –Processing power –Application and Kernel scheduling –Interrupt handling –Using DMA or PIO

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Modeling and Analysis Analytical models are based on queueing theory and Markov Process –Arrival Rate / Service Rate > 1 –Cannot use Priority Queues with Preemption –Interrupt Overhead is not counted for every Packet Arrival –Use of Mean Effective Service Rate Rate at which packets get processed by the kernel’s protocol with no interrupt disruption Service Rate * (% CPU availability) Three analytical models –An analytical Ideal System where interrupt overhead is ignored –Two analytical models PIO – NICs with no DMA engines –The copying of arrived packets from NIC buffer to host kernel memory is performed by the CPU. –ISR handling is long DMA – NICs with DMA engines –Copying of arrived packets is performed by DMA engines. –ISR handling is very short

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Analysis Verification and Validation Special cases where verified Verified by Simulation Reported experimental findings show that our analytical models are valid and give a good approximation.

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Numerical Examples

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Conclusions and Future Work Analytical models give good approximation Some difference is due to arrival traffic distribution At light load, use of DMA and PIO yields similar system throughput With DMA, receive livelock occurs very late, i.e. at extremely high arrival rate Analysis can be used to study CPU Availability, System Delay, Queue size, etc. As a further study, –Effect of bursty traffic instead of Poisson –Performance of proposed solutions to minimize interrupt overhead Interrupt Coalescing Polling Disable and Enable Interrupts Jumbo Frames

IEEE LCN 2003 Bonn, Germany KFUPM, ICS Department Evaluating System Performance in Gigabit Networks Q&A