David Nelson STAVE Test Electronics July 21, 2008 1 ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.

Slides:



Advertisements
Similar presentations
Operational Amplifier
Advertisements

10-Nov-2005US ATLAS Tracking Upgrade Santa Cruz 1.
Electronic Troubleshooting
Khaled A. Al-Utaibi  Clock Generator Functions  Crystal Oscillator  8284 Pins  8284 Interfacing to the 8086  RC Circuit Charging.
Operational Amplifiers
RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.
Potentiostat Basics I’m Max Yaffe
Landing and Taxi Lights Anti-collision Lights Navigation Lights Cockpit and Cabin Lights Instrument Panel Lights Click on a System Link to Start.
Time-domain Reflectometry (TDR) Measurements
Wien-Bridge Oscillator Circuits. Why Look At the Wien-Bridge? It generates an oscillatory output signal without having any input source.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
Chapter 22 All About SCSI.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Oct, 3, 2007.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Practical Differential Amplifier Design We’ve discussed Large signal behaviour Small signal voltage gain Today: Input impedance Output impedance Coupling.
Effects of Duty Cycle Variation of ‘BX’ at PP end of 100m cable March 1, 2005 Mitch Newcomer.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
Sometimes you want to see how things change with time Electrical activity is invisible, unless you know how to look at it.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
Lecture – 7 Basic input and output
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Ch7 Operational Amplifiers and Op Amp Circuits
Electronics Principles & Applications Sixth Edition Chapter 6 Introduction to Small-Signal Amplifiers (student version) ©2003 Glencoe/McGraw-Hill Charles.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Chapter 8 All About SCSI.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Short study of a very simple LVDS shift The Barcelone VFE chip output is CMOS, -1.65/+1.65 volt. This output is then convert into serial LVDS format. Without.
Chapter 2 Operational Amplifier Circuits
Objectives How Microcontroller works
The next slide shows a simplified diagram of the pulser. A capacitor is charged up to perhaps 10V. Switches T1 and T2 close. Some of the capacitor current.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Unit II BJT Amplifiers.
Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.
Transistor Amplifiers
Direct Current (DC) and Alternating Current (AC). Series Circuits and Parallel Circuits.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
Visual Basic for Applications The Datapump Board Jamieson Olsen.
ECE 4991 Electrical and Electronic Circuits Chapter 8.
Electronic Troubleshooting Chapter 8 Operational Amplifiers.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
10/11/2015 Operational Amplifier Characterization Chapter 3.
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 18. Operational Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University.
Vertical deflection system: * The function of the deflection system provides an amplified signal of the proper level to derive the vertical deflection.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
Introduction to Operational Amplifiers
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Other Transistor Circuits
D. Nelson October 7, Serial Power Overview Presented by David Nelson
Automatic accident avoiding system PROJECT MEMBERS MUTHUKUMAR.K (05ME33) SAKTHIDHASAN.S (05ME39) SAKTHIVEL.N (05ME40) VINOTH.S (05ME56) PROJECT GUIDE:
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
Rutherford Appleton Laboratory Particle Physics Department G. Villani Σ Powering Prague TWEPP TWEPP-07 Topical Workshop on Electronics for Particle.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
The fault occurred at the level of 400V-500V. Investigation of the fault to ground at the RCS.A34B2 circuit Between 3 and 12 September, 2014 we carried.
High Speed Electrical Data Transmission on Long Flex Cables Matthew Norgren, Peter Manning, Vitaliy Fadeyev, Jason Nielsen, Forest Martinez-McKinney Santa.
Control voltage 0 to 8 V driver supply voltage 3.3 to 5 V 3.3 to 5 V control pulse rising edge (there is a 49.9 Ω term. resistor hidden under here!) 100.
LER workshop 2014 Update on the Extraction Kicker for CLIC DRs: Calibration Tests C. Belver-Aguilar (IFIC) On behalf of: A. Faus-Golfe (IFIC), F. Toral.
EKT 314/4 WEEK 5 : CHAPTER 3 SIGNAL CONDITIONING ELECTRONIC INSTRUMENTATION.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Rectifiers, Switches and Power Supplies
Transistor Modelling A model is a combination of circuit elements, properly chosen, that best approximates the actual behaviour of a semiconductor device.
LABORATORY INVESTIGATION OF THE SWEDISH TRAIN DETECTION SYSTEM Åke Wisten Luleå University of Technology.
Electronic Eye Controlled Security System
Microcontroller basics
The Ideal Op Amp Inverting and non-Inverting configurations
The Ideal Op Amp Inverting and non-Inverting configurations
Arduino Part 4 Let there be more light.
CHAPTER 59 TRANSISTOR EQUIVALENT CIRCUITS AND MODELS
Presentation transcript:

David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008

David Nelson STAVE Test Electronics July 21, STAVE TEST SETUP NI Interface Stave Buffer STAVE Hybrid 1 Hybrid 2Hybrid 3Hybrid 4 Hybrid 5 CLOCK COMMAND DATA These tests are to investigate why the hybrids do not accept the “data taking” command as observed by the return data not returning all zeros. Used pulse generator to drive clock and command on buffer board into U4 Used 5MHz with 50% duty cycle. Buffer Board is configured: With double clock drive, R21 & R22 installed, and back termination, R19, installed. With Command back termination, R17, removed.

David Nelson STAVE Test Electronics July 21, Clock and Command Measurement (1) Measurements on Stave Hybrid #5 and command termination resistor Signals have reflections but not serious enough to not recover

David Nelson STAVE Test Electronics July 21, Clock and Command Measurement (2) Measurements on Buffer board U4 Command has huge reflections and oscillations. Command is not back terminated The clock also has reflections. Clock is back terminated The ribbon cables are 50 ohms The impedance of the interface PWB connecting the ribbon cables to the Stave is unknown at this time.

David Nelson STAVE Test Electronics July 21, Clock and Command Measurement (3) Measurements on Stave Hybrid #1 Command has reflections and maybe oscillations. Command is not back terminated in Buffer board. The clock also has reflections. Clock is back terminated Both signals should be recoverable

David Nelson STAVE Test Electronics July 21, Clock and Command Measurement (4) Measurements on Buffer board U4 with short ribbon cable Command has reflections and oscillations. Command is not back terminated on Buffer board. The clock also has reflections. Clock is back terminated The command problem may be the interface board between the ribbon cable and the Stave

David Nelson STAVE Test Electronics July 21, Clock and Command Measurement (5) Measurements on Hybrid #5 with short ribbon cable Command has reflections and oscillations. Command is not back terminated on Buffer board. The clock also has reflections. Clock is back terminated Both signals should be recoverable.

David Nelson STAVE Test Electronics July 21, Conclusions and Observations A single hybrid appears to work reliably but not the Stave with five hybrids. The commanding and clock are probably functionally OK. Although the signals are not ideal, There is no reason that the signals should not be recoverable on all of the hybrids 1 through 5. We noticed that DACG is not tied to the interface board common. We noticed that the IRET is not connected to the buffer board return. We tied both DACG & IRET to the buffer board common. We noticed that one of the signals, clock or command is differentiated with one of these tied. We need to investigate more. There is very likely some other mechanism causing the Stave with 5 hybrids to perform incorrectly. Possible reasons. The commanding is NOT the same between running a single hybrid and a Stave with 5 hybrids. Could be something like the actual configurations are a little different. We should try to use EXACTLY the same configurations for both the single hybrid and the Stave with 5 hybrids. The LVDS clock receiver is not ideally biased to the nominal 1.25 volts center voltage. The command line has a 1K feedback that are in parallel with the other five or ten hybrids.

David Nelson STAVE Test Electronics July 21, Action Items We need to design a small PWB that has the LVDS receive and drivers, DS90LV019 and associated resistors and capacitors. This will mount piggy-back on the PWB Bryan Holmes is designing. This allows us to probe the received signals. This way we can actually see why the “Data Taking” command is being ignored. We need to understand the grounding issues with DACG and IRET causing the received command or clock on that AC coupled side being differentiated. It looks like maybe the hybrid power shut down and the signal only saw the protection diodes. I need to check the impedance of the clock and command pairs on the Stave 07 Port PWB. My calculation says that the differential impedance 188 ohms and the single ended impedance is 110 ohms. I’ve asked Bryan Holmes to verify this.