High speed circuits simulation digital systems laboratory Characterization presentation Supervisor : Mony Orbach Presenting : Elad Yaniv Avital Katz Characterization.

Slides:

Advertisements

Similar presentations

S3/S4 BBH report Thomas Cokelaer LSC Meeting, Boston, 3-4 June 2006.

Advertisements

VHDL1 INTRODUCTION TO VHDL (VERY-HIGH-SPEED-INTEGRATED-CIRCUITS HARDWARE DESCRIPTION LANGUAGE) KH WONG (Some pictures are obtained from FPGA Express VHDL.

VLSI Curriculum Workshop

Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik

Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory Final.

Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.

High Speed Digital Systems Lab Spring/Winter 2010 Midterm presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an.

EE141 Spring 2003 Discussion 7 CMOS Gate Design and Circuit Optimization Related Material — Homework 6, Project 1.

EE 466: VLSI Design Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38.

Advisor: Prof. David W. Parent Presentation Date: 12/05/05

IBM Haifa Research Lab IBM Haifa Labs An Open Source Simulation Model of Software Testing Shmuel Ur Elad Yom-Tov Paul Wernick

Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.

High speed digital systems Project Status D0913 Avital Katz Elad Yaniv D0913 Avital Katz Elad Yaniv.

High Speed Digital Systems Lab Spring/Winter 2010 Part A final presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of.

Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.

Company LOGO Hashing System based on MD5 Algorithm Characterization Students: Eyal Mendel & Aleks Dyskin Instructor: Evgeny Fiksman High Speed Digital.

Performed by: Avital Katz Elad Yaniv Instructor: Mr. Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

Simulating Circuits Using QUCS, the Quite Universal Circuit Simulator

Bandpass filter on FPGA Student Vitaly Zakharenko Supervisor Mony Orbach Semester Spring 2007 Duration single semester.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:

Project D1427: Stand Alone FPGA Programmer Characterization presentation 10/12/08 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed.

PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.

ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.

ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.

Multiple Criteria Optimisation for Base Station Antenna Arrays in Mobile Communication Systems By Ioannis Chasiotis PhD Student Institute for Communications.

Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.

© H. Heck 2008Section 1.11 Module 1Introduction Topic 1Overview OGI EE564 Howard Heck I1I1 V1V1 I2I2 V2V2 dz.

Computer Networks Working Group Prof. Dr. E. Milovanović.

CPSC 321 Introduction to Logic Circuit Design Mihaela Ulieru (‘Dr. M’)

The Balance Between Theoretical and Practical Work Within Electrical and Computer Engineering Courses Dr. Bahawodin Baha March Development Partnerships.

Basic Digital Logic 2 Combinational Logic

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

1 Leonardo Pinheiro da Silva Corot-Brazil Workshop – October 31, 2004 Corot Instrument Characterization based on in-flight collected data Leonardo Pinheiro.

CSE477 L00 ReadMe.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Read Me Mary Jane Irwin ( ) Vijay.

Performed by: Amir Shmul, Or Yochanan Instructor: Mony Orbach, Erez Tsidon המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.

October 16, 2009System Arch 1 SYSTEM ARCHITECTURE ADVANCED SYSTEM ARCHITECTURE Graduate School of Engineering and Science, Univ. of the Ryukyus 2009/Fall-Winter.

The Lexile Framework for Reading. Why the Lexile? Governor Kaine states that a Lexile number will be on all reading SOL reports sent home to parents.

TECHNOLOGICAL EDUCATIONAL INSTITUTE OF CENTRAL MACEDONIA DEPARMENT OF INFORMATICS & COMMUNICATIONS Master of Science in Communication.

EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 6. CMOS Device (cont) ECE 407/507.

RDE COM Meeting ACEA Page 1 Random Cycle Generator.

High Speed Digital System Lab Final Presentation 1 semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu.

ADC – FIR Filter – DAC KEVIN COOLEY. Overview  Components  Schematic  Hardware Design Considerations  Digital Filters/FPGA Design Tools  Questions.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

SpecctraQuest Simulation Winter 2004 Winter 2004 Midterm Presentation Midterm Presentation Date : Student : Kobi Ochayon Supervisor : Moni Orbach.

Internet control system based on Galileo Spring 2014 – Semester Project Characterization Instructor: Mony Orbach Students: Abed El Hameed Assi Maxim Stepanov.

CHARACTERIZATION PRESENTATION Calibration of Characterization Matrix for Xampling System. Eden Weinberg, semester 8 Pavel Vilner, semester 8 Instructor:

Silicon Photonics (15/2) Yonsei University High-Speed Circuits & Systems Lab. Dept. of Electrical and Electronic Engineering Yonsei University Directional.

Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.

1 Digital processing applications for DE2 card High Speed Digital Systems Lab Winter 2008/09  Instructor: Mony Orbach  Students : Avner Reisz, Natty.

FaridehShiran Department of Electronics Carleton University, Ottawa, ON, Canada SmartReflex Power and Performance Management Technologies.

Oleksiy Kononenko CERN and JINR

M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology

Testing elements in a fast communication channel 100GB/s Final Presentation Spring 2010 Developers: Hanna Alam and Yousef Badran Project supervised by:

Ying Yi PhD Physics Lab 2 1 PHYS Lab HCC 2014 Spring.

High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu.

Damian Luna Yetziel Sandoval – Alberto Gonzales – 80546

ECO 212 Week 5 Learning Team International Trade Simulation and Report Check this A+ tutorial guideline at 212/ECO-212-Week-5-Learning-Team-

ELEC 401 MICROWAVE ELECTRONICS

Instructor: Alexander Stoytchev

You have 5 minutes to look over your table of sensor and outputs ready for a spot check on the different symbols Start Timer 5 mins

Basic Digital Logic.

Instructor: Dr. Phillip Jones

L/C Dual-Band Dual-Polarized Shared Aperture Array

Digital Engineering Laboratory

Crash Course on Clock Jitter

Investigating associations between categorical variables

ISTE Workshop Research Methods in Educational Technology

ECE 554 Digital Engineering Laboratory Nam Sung Kim (Chunhua Yao –TA)

Digital Engineering Laboratory

Presentation transcript:

High speed circuits simulation digital systems laboratory Characterization presentation Supervisor : Mony Orbach Presenting : Elad Yaniv Avital Katz Characterization presentation Supervisor : Mony Orbach Presenting : Elad Yaniv Avital Katz

Project goal Investigating High frequency phenomena's regarding the PCI Express device. Achievements Mastering the “Spectra Quest” tool. Investigating High frequency phenomena's regarding the PCI Express device. Achievements Mastering the “Spectra Quest” tool.

Working rates Upper scale frequencies (GHz)

Time table I Week 1, getting acquainted with the instructor and our project. Week 2, getting acquainted with the lab’s software tools. Week 3, general studying of high frequency phenomena's. Week 4, Understanding the PCI’s / PCI Express’s functionality. Week 1, getting acquainted with the instructor and our project. Week 2, getting acquainted with the lab’s software tools. Week 3, general studying of high frequency phenomena's. Week 4, Understanding the PCI’s / PCI Express’s functionality.

Time Table II Weeks 5-7, Getting acquainted with “Spectra Quest” and gaining further knowledge on high frequency phenomena's. Week 8, Midterm report and presentation. Weeks 5-7, Getting acquainted with “Spectra Quest” and gaining further knowledge on high frequency phenomena's. Week 8, Midterm report and presentation.

Theoretical background PCI PCI Express Johnson, H.W., Graham, M. High-Speed digital design: A handbook of black magic. Prentice-hall, PCI PCI Express Johnson, H.W., Graham, M. High-Speed digital design: A handbook of black magic. Prentice-hall, 1993.

Simulations Simulating high frequency phenomena's with different bus lengths. Defining the trade off, for length and speed, and thereby outlining the performance limitations. Finding the number of devices on the bus, ensuring a correct operation at high frequency. Simulating different geometrical applications for the bus layout. Checking the mutual effect of the bus and other electronic devices in the vicinity. Simulating high frequency phenomena's with different bus lengths. Defining the trade off, for length and speed, and thereby outlining the performance limitations. Finding the number of devices on the bus, ensuring a correct operation at high frequency. Simulating different geometrical applications for the bus layout. Checking the mutual effect of the bus and other electronic devices in the vicinity.

Software Simulating the behavior of the PCI Express under the upper side of the frequency spectrum, using Spectra quest.