End Cap Board Testing Status at Penn July 14, 2004 Anton & Campion Mitch.

Slides:



Advertisements
Similar presentations
BOUNDARY SCAN.
Advertisements

Electronics Principles & Applications Sixth Edition Chapter 10 Troubleshooting (student version) ©2003 Glencoe/McGraw-Hill Charles A. Schuler.
In situ testing of detector controllers Roger Smith Caltech
Experiment 11: An Inverting Amplifier
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
AR1FS Debugging Guide Critical Components Mitch Newcomer August
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Active Roof Repair Aids1 AR1FS Debugging Guide Critical Components Mitch Newcomer Feb 2005 **Note that this is a work in progress and will be updated from.
Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer.
4/25/2006 Puneeth Kalavase, UC, Santa Barbara On behalf of US Tracker Outer Barrel group Construction and Testing of CMS “Rods”
ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.
AR2FL July 22, 2004 Anton, Campion, Mitch. Remaining Issues / Status One AR3FL board was stuffed in April by Godwin has been examined carefully. All locations.
Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.
ATLAS TRT R. Van Berg, Sept. 2, ASDBLR & DTMROC Testing Production Run Completion Rick Van Berg for Gabe Hare, Mike Reilly.
B wheel Board Gain Differences Mitch Newcomer May 5, 2005.
AR2FL/S and No/Lo Gain followup Campion Anton Mitch.
LDO characterization Laura Gonella Pjysikalisches Institut Uni Bonn.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
Clock Board Test and Preliminary Acceptance Criteria Ciemat (Madrid), April 2009 Juan de Vicente, Javier Castilla, Gustavo Martínez.
Gigabit Ethernet EE 164 Group 2 – Presentation 7 Ungtae Lee April 8th 2004.
1 Instrumentation Development Laboratory KLM Calibration Board overview Schematics layout Parts Cost.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
ASIC Wafer Test System for the ATLAS Semiconductor Tracker Front-End Chip.
CMX Production Status Presented to the L1Calo Meeting on Monday 22-Sept-2014 by Dan Edmunds for the CMX Group.
SCT Week -CERN- September 23, Defective ASIC’s A. Ciocio - LBNL.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
1 Note on Testing for Hardware Components. 2 Steps in successful hardware design (basic “process”): 1.Understand the requirements (“product’) 2.Write.
1 HD EIE M -108MHz Phase Lock Loop FREQUENCY SYNTHSIZER WONG TANG PAAI DILLIAN D WONG WAI TING KENNETH D.
© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 10-1 Electronics Principles & Applications Eighth Edition Chapter 10 Troubleshooting.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.
Meteor Receiver Andrew Thoni Charlie Hunter Greg Watkins Nick Nicholson Will Marshall.
ROBOX with Multi Anode PMT’s Status and plans A.Mestvirishvili, I. Schmidt, S. Sen, F. Ozok University of Iowa.
Tony WeidbergOpto WG April '081 SCT Links Long Term Monitoring Summary quality installed links Techniques for monitoring long term performance –Data links.
Experiment 10: Inverting Amplifier With Modifications that Require the Use of the Velleman Oscilloscope.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
MRB on SLAC NCR 226 Excess of Disconnected MCM Channels R.P. Johnson November 9, 2004.
Analog to Digital Converters
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
Production I.Yield. II.Acceptance criteria. III.Test. PS & SPD LHCb Calo PRR – March 2004 – CERN.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
SHOWPOWER 2011 Undercar Electrical Diagnostics Sean Boyle – Tim Janello –
E.Guschin (INR,Moscow) 12 February 2008PS/SPD commissioning meeting CERN PS/SPD LED monitoring system status Done: All final cabling, except rearrangement.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.
observed instabilities in Rf opamps R. Abbott, 30 July 2010
Setup for automated measurements (parametrization) of ASD2 chip
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
I/O CARD DL 444 MIDAS NAME MODEL 제조사
on behalf of the AGH and UJ PANDA groups
ECAL Front-end development
Naotoshi Seo, Hiroshi Toyoizumi Performance Evaluation Laboratory
Database requirements from ITk-Strips for DAQ loads
Principles & Applications
On-Board Diagnostics Chapter 18 Lesson 1.
University of California Los Angeles
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
Receiver Circuit Testing
Receiver Circuit Testing
Testing of the EMCO Prototype Boards
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
BUCKEYE has internal shift register which controls calibration
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Verify chip performance
Presentation transcript:

End Cap Board Testing Status at Penn July 14, 2004 Anton & Campion Mitch

Tools thrate program Threshold ramp examines occupancy. Edge Rate ( Frequency Plots). tpscan program Will be used on second pass to examine low gain chips for internal connectivity. DVM measurements Verify continuity to ASICS, low level diagnosis of problems.

‘A’ Wheel Boards from NBI Received 12 Tested 12 4 Shorts on NAIS Connectors 8 ASD’s with > 20 DAC cnts Low Offset 5 ASD’s with 10<Offset<20 19 ASD’s with “ Low “ Gain

Example Anomolies ASD A Normal ASD Chip High Offset Not Typical Failure Low Gain

ASD Anomolies ASD A Normal ASD Chip High Offset Not Typical Failure Low Gain Threshold Scan edge rate analysis

Low Threshold Offsets ASD A ASD A

‘B’ Wheel Boards from NBI Total of 11 - Results from 8 Tabulated 1 No detected problem 2 Shorted input pins 1 Questionable output 1 Bad ASD output 2 Possibly misaligned connectors (intermittent missing channel ) 6 Lo gain 2 Offset > < Offset< 20

B Wheel Board #VNG0061 ASD #A Unusual Input Resistance on low gain channels 12, 14, 14, 15K ohms

Algen Boards 25 received - 19 tested 0 Assembly Errors 6 Offset > 20 30, 40, 45, …. 9 10< Offset < 20 1 Lo Gain

ASDBLR Questions 1.Is the IMS testing accurate enough? 2.Is the selection working? ( Yes so far.) 3.Do we want to change the threshold offset acceptance windows? 4.Do we want additional IMS cut criteria?