LUM final presentation Chanit Giat Rachel Stahl Instructor: Artyom Borzin Summer semester 2002.

Slides:



Advertisements
Similar presentations
Computer-System Structures Er.Harsimran Singh
Advertisements

Computer Architecture
COMP375 Computer Architecture and Organization Senior Review.
1 Lecture 13: Cache and Virtual Memroy Review Cache optimization approaches, cache miss classification, Adapted from UCB CS252 S01.
Programmable Interval Timer
Instructor: Sazid Zaman Khan Lecturer, Department of Computer Science and Engineering, IIUC.
Cacti Workshop Tony Roman Agenda What is Cacti? The Origins of Cacti Large Installation Considerations Automation The Current.
OS2-1 Chapter 2 Computer System Structures. OS2-2 Outlines Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection.
Look Up Machine Mid Semester Presentation Chanit Giat Rachel Stahl Instructor: Artyom Borzin הטכניון - מכון טכנולוגי לישראל המעבדה למערכות ספרתיות מהירות.
Chapter 12 Pipelining Strategies Performance Hazards.
LUM final presentation Chanit Giat Rachel Stahl Instructor: Artyom Borzin.
Chapter 7 Interupts DMA Channels Context Switching.
LOOKUP MACHINE characterization Chanit Giat Rachel Stahl Instructor: Artyom Borzin הטכניון - מכון טכנולוגי לישראל המעבדה למערכות ספרתיות מהירות הפקולטה.
Chapter 12 CPU Structure and Function. Example Register Organizations.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 2: 80386DX Internal Architecture & Data Organization.
Performed by: Borzin Artyom Lapchev Stas Instructor: Brodny Hen Cooperated with: Magnifire Ltd. המעבדה למערכות ספרתיות מהירות High speed digital systems.
Overview Booth’s Algorithm revisited Computer Internal Memory Cache memory.
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
General System Architecture and I/O.  I/O devices and the CPU can execute concurrently.  Each device controller is in charge of a particular device.
System Calls 1.
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
Computer Studies (AL) File Management File system interface.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Lecture#14. Last Lecture Summary Memory Address, size What memory stores OS, Application programs, Data, Instructions Types of Memory Non Volatile and.
Computer Processing of Data
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
2.1 Silberschatz, Galvin and Gagne ©2003 Operating System Concepts with Java Chapter 2: Computer-System Structures Computer System Operation I/O Structure.
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 2: Computer-System Structures Computer System Operation I/O Structure.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
1 CSE Department MAITSandeep Tayal Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection.
2: Computer-System Structures
Introduction to Computing Systems from bits & gates to C & beyond Chapter 4 The Von Neumann Model Basic components Instruction processing.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
1 Chapter 2: Computer-System Structures  Computer System Operation  I/O Structure  Storage Structure  Storage Hierarchy  Hardware Protection  General.
COMPUTER SCIENCE Data Representation and Machine Concepts Section 1.2 Instructor: Lin Chen August 2013.
© Paradigm Publishing Inc. 4-1 OPERATING SYSTEMS.
File Management Chapter 12. File Management File management system is considered part of the operating system Input to applications is by means of a file.
Computer Organization & Assembly Language © by DR. M. Amer.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
CE Operating Systems Lecture 17 File systems – interface and implementation.
1 CS.217 Operating System By Ajarn..Sutapart Sappajak,METC,MSIT Chapter 2 Computer-System Structures Slide 1 Chapter 2 Computer-System Structures.
Silberschatz, Galvin and Gagne  Applied Operating System Concepts Chapter 2: Computer-System Structures Computer System Architecture and Operation.
File Systems cs550 Operating Systems David Monismith.
MEMORY GENERATORS MEMPRO Instructor: Dr. Anthony Johnson Presented by: Rajesh Natarajan Motheeswara Salla.
Implementing Precise Interrupts in Pipelined Processors James E. Smith Andrew R.Pleszkun Presented By: Shrikant G.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Microprocessor Fundamentals Week 2 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.
Chapter 11 System Performance Enhancement. Basic Operation of a Computer l Program is loaded into memory l Instruction is fetched from memory l Operands.
Buffering Techniques Greg Stitt ECE Department University of Florida.
Chapter 2: Computer-System Structures(Hardware)
Chapter 2: Computer-System Structures
Database Management Systems (CS 564)
OGSA Data Architecture Scenarios
Local secondary storage (local disks)
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage.
Computer Architecture
Computer-System Architecture
Module 2: Computer-System Structures
Operating Systems Chapter 5: Input/Output Management
Computer Architecture
Module 2: Computer-System Structures
Chapter 2: Computer-System Structures
Chapter 2: Computer-System Structures
Module 2: Computer-System Structures
Module 2: Computer-System Structures
Overview of Computer system
Presentation transcript:

LUM final presentation Chanit Giat Rachel Stahl Instructor: Artyom Borzin Summer semester 2002

PROXY CACHE ENGINE The proxy cache engine gives hardware support to a server ’ s OS in order to improve its service rate, and adds security features. The main memory of a network server is the quick storage device, where the recently accessed data is saved. The system stores the information about all the files ’ mapping in main memory and calculates the exact path to the required file if present in main memory. If not present, orders the operating system to bring it from the storage device, and supplies the path to the free memory space is supplied. The system holds 2 main data bases: A main memory, which holds up to 2Meg paths to the server ’ s memory, and their aging parameters. A bit map table, which allows faster memory management by holding the free space image of the main memory.

Main functions: Search – returns the path to the main memory, or a path to a free space in the memory. Set attributes – sets the file ’ s aging attributes, as supplied by the OS. Delete – deletes a certain path from the memory. Count free – returns number of free path slots in the memory. Init – initialize the machine. (age – when number of records exceeds a specified number, the system cleans up some of them.) LengthCID=1ASISSite#Data SEARCH:

Previous uArchitecture Local Bus Interface Reg. file Data Stream controller Output FIFO Input FIFO Decoder CRC unit Database Manager (DBM) UTCAM SRAM (Bit Map)

uArchitecture changes: Doubling the front-end of the machine, including: Input FIFO Decoder CRC unit Buffering between the decoders and the DBM with a FIFO. The search for a free index in the Bit Map is now done in parallel to the rest of the command execution.

New uarchitecture LOCAL BUS INTERFACE Double FrontEnd1 DBM Fifo FrontEnd0 Input FIFO Decoder CRC Input FIFO Decoder CRC FIFOFIFO Reg. file Data Stream Controller Output FIFO DBMDBM

performance 2 input FIFOs – double rate receiving data from OS. 2 decoders – allows decoding of 2 commands in parallel. Significant for several long ‘ search ’ commands in a row. DBM FIFO – separates between the decoding and execution of commands, enables them to perform in parallel. Search for a free index now executes in parallel to other execution stages of a command. Saves ~50 clock cycles per ‘ search ’ command, which usually takes ~ cycles.

performance 2 search commands each with 102 bytes of path (on which crc is working): Old architecture New architecture Start execution (6202n) Decoding(1 st command) Start of simulation First command (718n) Second command (2380n) Decoding(2 nd command) Exe(1 st ) Finished execution (8560n) (718n)(2380n)(6128n)(9344n) (7868n) Exe(2 nd ) Finished execution (9486n) Decoding(2 nd command) Waiting (2 nd command) (14574n) ~190k commands per second ~110k commands per second